What is the minimum number of two-input NAND gates used to perform the…
2017
What is the minimum number of two-input NAND gates used to perform the function of two input OR gate, ISRO 2017
Answer: C. Three — To implement a two-input OR gate using only NAND gates, apply De Morgan's laws. The expression A + B is equivalent to NOT(NOT(A) AND NOT(B)). This…
- A.
One
- B.
Two
- C.
Three
- D.
Four
Attempted by 829 students.
Show answer & explanation
Correct answer: C
To implement a two-input OR gate using only NAND gates, apply De Morgan's laws. The expression A + B is equivalent to NOT(NOT(A) AND NOT(B)). This configuration requires three NAND gates: two used as inverters for the inputs and one to combine them. Therefore, the minimum number of NAND gates required is 3.
A video solution is available for this question — log in and enroll to watch it.
Explore the full course: Iocl Engineers Officers Grade A Paper 2