Consider the D-Latch shown in the figure, which is transparent when its clock…
GATE · 2017 · EC · Set 1 · Electronics and Communication Engineering
Consider the D-Latch shown in the figure, which is transparent when its clock input CK is high and has zero propagation delay. In the figure, the clock signal CLK1 has a 50% duty cycle and CLK2 is a one-fifth period delayed version of CLK1. The duty cycle at the output of the latch in percentage is ______.
Attempted by 3 students.
Sign up free to check your answer
Sign up freeLoading lesson…