Consider a two-level cache hierarchy with L1 and L2 caches. An application…

2017

Consider a two-level cache hierarchy with L1 and L2 caches. An application incurs 1.4 memory accesses per instruction on average. For this application, the miss rate of L1 cache is 0.1; the L2 cache experiences, on average, 7 misses per 1000 instructions. The miss rate of L2 expressed correct to two decimal places is ________.

Attempted by 116 students.

Show answer & explanation

Correct answer: 0.05

Solution: compute the L2 miss rate as the fraction of L1 misses that also miss in L2.

  • Step 1: L1 misses per instruction = memory accesses per instruction × L1 miss rate = 1.4 × 0.1 = 0.14.

  • Step 2: L2 misses per instruction = 7 misses per 1000 instructions = 7/1000 = 0.007.

  • Step 3: L2 miss rate = (L2 misses per instruction) / (L1 misses per instruction) = 0.007 / 0.14 = 0.05.

Answer: 0.05 (which is 5.00%).

A video solution is available for this question — log in and enroll to watch it.

Explore the full course: Gate Guidance By Sanchit Sir