Multiplexer Expansion Part-2

Duration: 6 min

This video lesson is available to enrolled students.

Return to /learn/SSC-JE-IMD-SCIENTIFIC-ASSISTANT-COMPUTER-SCIENCE/part-d-cs-it/combinational-circuit/multiplexers-mux/asset-multiplexer-expansion-part-2 after enrolling

Inside: a video lesson and guided study material.

Module outline

  1. General Intelligence & Reasoning: Analogy, Non Verbal Reasoning (Spatial Aptitude) (Spatial Reasoning) (Visual Reasoning), Series (Number and Letter Series) (Numerical Relations and Reasoning), Coding Decoding, Blood Relations, Directions (Direction Test), Ranking, Order and Sequence, Logical Sequence Of Words, Syllogisms, Venn Diagram, Deductive and Inductive Reasoning (Logical Deduction and Induction) (Prepositional Reasoning), Selection Decision Table (Decision Making), Data Sufficiency, Puzzle Solving (Puzzles), Data Arrangement, Cubes & Dices, Calendar, Clock, Arithmetic, Number System, HCF LCM, Verbal Analogy (Word Based Analogy), Visual Recognition and Figure Completion, Paper Folding and Cutting, Transformation of Shapes, Clocks and Calendars, Direction Sense, Cubes and Dice, Patterns in Two-Dimensional Figures, Seating Arrangements, Analogy and Classification, Logical Deduction and Induction, Alphabet and Word Tests, Mathematical Operations, Series Completion, Simplification and Approximation, Coding and Decoding, Numerical Reasoning, Assembling and Grouping of Shapes, Three-Dimensional Patterns and Visualization, Vocabulary, Number System, Averages, Mixtures and Alligation, Simple and Compound Interest, Percentages, Algebra, Speed, Time and Distance, Seating and Arrangement Puzzles, Traverse Surveying, Order, Ranking and Sequence, Constraint Puzzles, Syllogisms and Venn Diagrams, Reading Comprehension, Critical Reasoning, Permutations and Combinations, Narrative Sequencing, Project Monitoring, Resources and Safety, Profit, Loss and Discount, Ratio and Proportion, Time and Work, Mensuration, Data Interpretation, Powers, Surds and Logarithms, Sequences and Series, Articles and Determiners, Sentence Completion, Data Sufficiency, Blood Relations, Simple Interest and Compound Interest, Mixture and Alligation, Sequence and Series (Series), Speed Time and Distance, Algebra, Profit and Loss, Powers and Exponents (Surds and Indices), Permutation and Combination
  2. General Awareness: Physics, Chemistry, Biology, History, Geography, Polity, Indian Economy, Environment, Static General Knowledge, GK- Current Affairs, Artificial Intelligence, MS Office Applications, Terms & Abbreviations, Keyboard Shortcuts, Evolution of Indian Banking (Banking & Financial Awareness), Emerging Tech Trends
  3. Engineering Mathematics: Set Theory, Relations, Functions, Graph Theory, Group Theory, Propositional and Predicate Logic, Linear Algebra, Calculus, Probability, Statistics, Signal Space and Optimum Detection, Probability, Statistics
  4. Digital Logic: Digital Systems & Boolean Basics, Logic Gates & Hardware, Boolean Expression, Boolean Minimization, Combinational Circuit, Sequential Circuits, Number System, Number Representation, Floating Point Rep, Number Systems and Codes, Registers and Counters, Boolean Algebra and Logic Gates, Microprocessors and Microcontrollers, Logic Families and CMOS Logic, Microprocessors, Logic Gates and Boolean Algebra, Minimization of Boolean Functions, Timing, Hazards and Testing, Logic Families, Combinational Logic Design, Arithmetic Circuits, Waveform Generators and Timer Circuits, Semiconductor Memories and Programmable Logic Devices, Combinational Logic Circuits, Latches and Flip-Flops, Finite State Machines, Sequential Circuits and State Machines, Minimization of Boolean Functions, Arithmetic Circuits, Latches and Flip-Flops, Number Systems and Codes, Registers and Counters
  5. Computer Organisation & Architecture: Basics of COA, Cache Memory Organization, Input Output Organisation, Pipelining, Instr Formats & Modes, Control Unit Design, Programming the Basic Computer, Register Transfer and Microoperations, Semiconductor Memories and Programmable Logic, Processor Organization and Instructions, Memory Hierarchy and Input/Output, Registers and Counters
  6. Programming & Data Structures: C Fundamentals, Control Flow, Functions, Arrays & Pointers, Storage Classes, Structures & Enums, DMA, Macros, Scoping & File Handling, Introduction to DS, Array, Stack, Queue, Linked List, Tree, Graphs, Hashing, HTML Basics, OOPS with C++, Java, Object Oriented Technology
  7. Databases: Basics of DBMS, ER Diagram, Relational Model & Functional Dependencies, Keys & Integrity Constraints, Normalization (1NF - BCNF), Decomposition Properties & 4NF, File Organization & Indexing, Relational Algebra, SQL, Relational Calculus, Transaction Management, Concurrency Control, Database Recovery, Database Security & Authorization
  8. Algorithms: Algorithm Analysis, Time Complexity Analysis, Sorting Algorithms, Greedy Algorithms, Dynamic Programming, Minimum Spanning Trees, Shortest Path Algos
  9. Theory of Computation: Introduction to TOC, Deterministic FA (DFA), Non-Deterministic FA, Regular Expressions, Grammar, Regular Language Properties, Moore & Mealy Machines, Pushdown Automata & CFG, Turing Machines, Complexity Theory
  10. Compiler Design: Intro to Compilers, Lexical Analysis, Grammar & CFG, Syntax Analysis: Top-Down, Syntax Analysis: Bottom-Up, Semantic Analysis & SDT, Intermediate Code Gen, Code Optimization, Run Time Environment
  11. Operating System: Introduction to OS, Process Management, CPU Scheduling, Process Synchronization, Threads & Process Creation, Deadlock, Memory Management, Virtual Memory, Disc Scheduling, File Management, Security, Windows OS, Distributed Systems, Unix OS, Linux OS
  12. Computer Networks: Introduction to CN, DLL: Access Control, DLL: Flow Control, DLL: Error Control, DLL: Framing, Data Link Layer - Ethernet, Net Layer: IPv4 & Proto, Net Layer: IP Addressing, Net Layer:Routing Protocol, Transport Layer Services, TL: Congestion & UDP, Application Layer, Hardware Basics, Data Communication, Website, Browser & Services, Web Design & Development, Network Security, Cyber Threats and Malware Attacks, Cyber Safety and Security
  13. Full Length Mock Tests:
  14. Sectional Tests:
  15. Paper 2 - Full-length Mock Tests:
AI summary & chapters

AI Summary

An AI-generated summary of this video lecture.

The video features an educational lecture by Sanchit Jain on digital logic design, focusing on constructing larger multiplexers (MUX) from smaller ones. The instructor demonstrates how to build larger MUX configurations using smaller, standard MUX units. The lesson begins with a visual demonstration of constructing a 16:1 MUX using 4:1 MUXes. It then transitions to numerical problems, calculating the exact number of 4:1 MUXes required to build a 128:1 MUX, and subsequently calculating the number of 8:1 MUXes needed for a 4096:1 MUX. The lecture concludes with a theoretical summary table that generalizes the method for any m-to-n MUX construction, providing formulas for the number of levels and the total count of MUXes required.

Chapters

  1. 0:00 – 2:00 00:00-02:00

    The instructor introduces the first problem written on the whiteboard: "Q 16 : 1 MUX using 4 : 1 MUX ?". He begins by drawing a large rectangle to represent the target 16:1 MUX. Inside, he sketches smaller rectangles to represent the 4:1 MUX components. He draws input lines on the left and connects them to the blocks. He writes the calculation "16/4 + 4/4" on the board, indicating the first step in determining the number of components needed. He circles the "4:1 MUX" text in the question to emphasize the building block.

  2. 2:00 – 5:00 02:00-05:00

    The topic shifts to a new numerical problem: "Q how many 4X1 Mux are required in order to construct 128X1?". The instructor performs a step-by-step division on the whiteboard. He writes "128/4" resulting in 32, then "32/4" resulting in 8, then "8/4" resulting in 2, and finally "2/4" resulting in 1. He sums these values to get a total of 43, writing "32 + 8 + 2 + 1 = 43 (4x1)". He then refines this calculation, writing "32 + 8 + 2 = 42 (4x1)" and "1 (2x1)" below it, suggesting a discussion on the final stage requiring a smaller MUX.

  3. 5:00 – 6:01 05:00-06:01

    The final problem asks: "Q how many 8X1 Mux are required in order to construct 4096X1?". The instructor repeats the division method: 4096/8 = 512, 512/8 = 64, 64/8 = 8, and 8/8 = 1. He writes the summation "512 + 64 + 8 + 1" and uses tally marks to visualize the counts. Finally, he displays a summary table on the screen. The table lists "Given: m X 1", "Target: n X 1", "No of levels(K) = log_m n", and "No of Mux at i^th level (x_i) = (n/m^i)". He points to the formula for "Total Mux required". A meme of a cat labeled "BORED" is visible on the right side.

The lecture follows a logical progression from concrete visualization to abstract calculation and finally to general theory. By starting with a 16:1 MUX, the instructor establishes the visual concept of cascading smaller units. He then reinforces this with the 128:1 example, forcing the student to perform the arithmetic of summing the geometric series of MUX counts. The 4096:1 example scales this up to show the method's applicability to larger systems. The concluding table serves as a cheat sheet, providing the mathematical formulas (log_m n and summation) that underpin the manual calculations performed earlier, ensuring students can solve any similar problem efficiently.

Loading lesson…