Control Hazards

Duration: 4 min

This video lesson is available to enrolled students.

Return to /learn/MPPSC-ASSISTANT-PROFESSOR-COMPUTER-SCIENCE-PAPER-2/digital-computer-organization-and-architecture/pipelining/structural-control-hazards/asset-control-hazards after enrolling

Inside: a video lesson and guided study material.

Module outline

  1. About Course: About the Course
  2. Paper 1 | General Studies: State Wise GK
  3. Paper 1 | Information and Communication Technology: Role of Internet and Web Services, Security in Mobile and Wireless Computing
  4. Paper 1 | Current Affairs: GK- Current Affairs
  5. Paper 2 | Discrete Mathematical Structure: Digital Systems & Boolean Basics, Logic Gates & Hardware, Boolean Expression, Boolean Minimization, Set Theory, Relations, Functions, Graph Theory, Group Theory, Propositional and Predicate Logic, Probability
  6. Paper 2 | Digital Computer Organization And Architecture: Number System, Number Representation, Sequential Circuits, Combinational Circuit, Basics of COA, Floating Point Rep, Cache Memory Organization, Input Output Organisation, Pipelining, Instr Formats & Modes, Register Transfer and Microoperations, Control Unit Design, Programming the Basic Computer
  7. Paper 2 | C Programming: C Fundamentals, Control Flow, Functions, Arrays & Pointers, Storage Classes, Structures & Enums, DMA, Macros, Scoping & File Handling
  8. Paper 2 | Programming Languages & Object-Oriented Programming Concepts: Java, OOPS with C++, Java Fundamentals, Array, String, IO & References
  9. Paper 2 | Python: Introduction to Python, Tokens, Variables, Data Types, I/O, Operators & Expressions, Control Flow & Looping, Collections & Strings, Functions & Modules, File Handling & Data Analysis
  10. Paper 2 | Data Structure And Algorithms: Introduction to DS, Array, Stack, Queue, Linked List, Tree, Graphs, Hashing, Algorithm Analysis, Time Complexity Analysis, Sorting Algorithms, Greedy Algorithms, Minimum Spanning Trees, Advanced Algorithms
  11. Paper 2 | Operating System: Introduction to OS, Process Management, CPU Scheduling, Process Synchronization, Deadlock, Threads & Process Creation, Memory Management, Virtual Memory, Disc Scheduling, File Management, Unix OS
  12. Paper 2 | Theory Of Computation: Introduction to TOC, Deterministic FA (DFA), Non-Deterministic FA, Regular Expressions, Grammar, Regular Language Properties, Moore & Mealy Machines, Pushdown Automata & CFG, Turing Machines, Complexity Theory
  13. Paper 2 | Compiler Design: Intro to Compilers, Lexical Analysis, Grammar & CFG, Syntax Analysis: Top-Down, Syntax Analysis: Bottom-Up, Semantic Analysis & SDT, Intermediate Code Gen, Code Optimization, Run Time Environment
  14. Paper 2 | Database Management System: Basics of DBMS, ER Diagram, Relational Model & Functional Dependencies, Keys & Integrity Constraints, Normalization (1NF - BCNF), Decomposition Properties & 4NF, Relational Algebra, SQL, Transaction Management, Concurrency Control, Database Recovery, Database Security & Authorization, Enhanced Data Models
  15. Paper 2 | Computer Network And Information Security: Introduction to CN, Data Communication, Application Layer, Hardware basics, Cyber Threats and Malware Attacks, Network Security, DLL: Access Control, DLL: Flow Control, DLL: Error Control, DLL: Framing, Data Link Layer - Ethernet, Net Layer: IPv4 & Proto, Net Layer: IP Addressing, Net Layer:Routing Protocol, Transport Layer Services, TL: Congestion & UDP
  16. Paper 2 | Software Engineering: Fundamentals of Software Engineering, Software Requirements and Quality Assurance, Software Design, Estimation and Metrics, Software Testing, Software Maintenance and Configuration Management
  17. Paper 2 | Current Trends & Technologies: Emerging Tech Trends, Approaches to AI, Search Algorithms, Game Playing, Knowledge Representation, Planning, Multi Agent Systems, Fuzzy Sets, Natural Language Processing, Artificial Neural Networks, Genetic Algorithms, Artificial Intelligence, Data Warehousing & Mining, Electronic Data Interchange and E-Commerce, Terms & Abbreviations
  18. Paper 2 | Full Length Mock Tests:
AI summary & chapters

AI Summary

An AI-generated summary of this video lecture.

The lecture focuses on Control Hazards in pipelined processors, specifically addressing the inefficiencies caused by branch instructions. The instructor explains that when a branch instruction is encountered, the processor may have already fetched and partially executed subsequent instructions that turn out to be incorrect. This leads to a 'hazard' where these instructions must be discarded. The session transitions into a quantitative analysis, teaching students how to calculate the Cycles Per Instruction (CPI) penalty based on the frequency of branch instructions and the number of stalls they incur.

Chapters

  1. 0:00 – 2:00 00:00-02:00

    The instructor begins by defining the problem of Control Hazards. He presents a scenario where instruction I1 is a branch, and the next instruction to execute is I10. However, the processor has already partially executed I1, I2, I3, which is the core problem. A flowchart is displayed, categorizing 'Branch Instruction' into 'Conditional' and 'Unconditional'. The 'Conditional' branch further splits into 'Condition true (Jump)' and 'Condition false (No Jump)'. The instructor writes a vertical sequence I1, I2, I3, I4, I5 to represent the instruction stream, emphasizing that the decision to jump is not immediate.

  2. 2:00 – 4:30 02:00-04:30

    The instructor visualizes the hazard using a pipeline timing diagram with stages IF, ID, EX, and WB. He marks I1 as the branch instruction and shows red crosses over I2 and I3 in the IF and ID stages, indicating they are flushed. He then introduces a calculation problem: 'Consider a system where 20% instruction are branch instruction... Find the CPI'. He calculates the CPI for three cases. Case 1: 1 Stall results in 0.8 x 1 + 0.2 x 2 = 1.2. Case 2: 2 Stalls results in 0.8 x 1 + 0.2 x 3 = 1.4. Case 3: 3 Stalls results in 0.8 x 1 + 0.2 x 4 = 1.6. This demonstrates how stall cycles directly increase the average CPI.

The lecture effectively bridges the gap between theoretical pipeline hazards and practical performance metrics. By first illustrating the structural problem of branch instructions wasting cycles through a flowchart and timing diagram, the instructor sets the stage for the mathematical solution. The calculation of CPI serves as a practical application, showing how a 20% branch frequency with varying stall penalties (1, 2, or 3 cycles) degrades performance from a base CPI of 1.0 to 1.2, 1.4, and 1.6 respectively. This progression helps students understand the tangible cost of control dependencies in processor design.

Loading lesson…