Priority Encoder

Duration: 4 min

This video lesson is available to enrolled students.

Return to /learn/MPPSC-ASSISTANT-PROFESSOR-COMPUTER-SCIENCE-PAPER-2/digital-computer-organization-and-architecture/combinational-circuit/demux-decoder-encoder/asset-priority-encoder after enrolling

Inside: a video lesson and guided study material.

Module outline

  1. About Course: About the Course
  2. Paper 1 | General Studies: State Wise GK
  3. Paper 1 | Information and Communication Technology: Role of Internet and Web Services, Security in Mobile and Wireless Computing
  4. Paper 1 | Current Affairs: GK- Current Affairs
  5. Paper 2 | Discrete Mathematical Structure: Digital Systems & Boolean Basics, Logic Gates & Hardware, Boolean Expression, Boolean Minimization, Set Theory, Relations, Functions, Graph Theory, Group Theory, Propositional and Predicate Logic, Probability
  6. Paper 2 | Digital Computer Organization And Architecture: Number System, Number Representation, Sequential Circuits, Combinational Circuit, Basics of COA, Floating Point Rep, Cache Memory Organization, Input Output Organisation, Pipelining, Instr Formats & Modes, Register Transfer and Microoperations, Control Unit Design, Programming the Basic Computer
  7. Paper 2 | C Programming: C Fundamentals, Control Flow, Functions, Arrays & Pointers, Storage Classes, Structures & Enums, DMA, Macros, Scoping & File Handling
  8. Paper 2 | Programming Languages & Object-Oriented Programming Concepts: Java, OOPS with C++, Java Fundamentals, Array, String, IO & References
  9. Paper 2 | Python: Introduction to Python, Tokens, Variables, Data Types, I/O, Operators & Expressions, Control Flow & Looping, Collections & Strings, Functions & Modules, File Handling & Data Analysis
  10. Paper 2 | Data Structure And Algorithms: Introduction to DS, Array, Stack, Queue, Linked List, Tree, Graphs, Hashing, Algorithm Analysis, Time Complexity Analysis, Sorting Algorithms, Greedy Algorithms, Minimum Spanning Trees, Advanced Algorithms
  11. Paper 2 | Operating System: Introduction to OS, Process Management, CPU Scheduling, Process Synchronization, Deadlock, Threads & Process Creation, Memory Management, Virtual Memory, Disc Scheduling, File Management, Unix OS
  12. Paper 2 | Theory Of Computation: Introduction to TOC, Deterministic FA (DFA), Non-Deterministic FA, Regular Expressions, Grammar, Regular Language Properties, Moore & Mealy Machines, Pushdown Automata & CFG, Turing Machines, Complexity Theory
  13. Paper 2 | Compiler Design: Intro to Compilers, Lexical Analysis, Grammar & CFG, Syntax Analysis: Top-Down, Syntax Analysis: Bottom-Up, Semantic Analysis & SDT, Intermediate Code Gen, Code Optimization, Run Time Environment
  14. Paper 2 | Database Management System: Basics of DBMS, ER Diagram, Relational Model & Functional Dependencies, Keys & Integrity Constraints, Normalization (1NF - BCNF), Decomposition Properties & 4NF, Relational Algebra, SQL, Transaction Management, Concurrency Control, Database Recovery, Database Security & Authorization, Enhanced Data Models
  15. Paper 2 | Computer Network And Information Security: Introduction to CN, Data Communication, Application Layer, Hardware basics, Cyber Threats and Malware Attacks, Network Security, DLL: Access Control, DLL: Flow Control, DLL: Error Control, DLL: Framing, Data Link Layer - Ethernet, Net Layer: IPv4 & Proto, Net Layer: IP Addressing, Net Layer:Routing Protocol, Transport Layer Services, TL: Congestion & UDP
  16. Paper 2 | Software Engineering: Fundamentals of Software Engineering, Software Requirements and Quality Assurance, Software Design, Estimation and Metrics, Software Testing, Software Maintenance and Configuration Management
  17. Paper 2 | Current Trends & Technologies: Emerging Tech Trends, Approaches to AI, Search Algorithms, Game Playing, Knowledge Representation, Planning, Multi Agent Systems, Fuzzy Sets, Natural Language Processing, Artificial Neural Networks, Genetic Algorithms, Artificial Intelligence, Data Warehousing & Mining, Electronic Data Interchange and E-Commerce, Terms & Abbreviations
  18. Paper 2 | Full Length Mock Tests:
AI summary & chapters

AI Summary

An AI-generated summary of this video lecture.

The lecture introduces the Priority Encoder, a digital circuit designed to handle situations where multiple inputs are active simultaneously, a condition that renders standard encoders ineffective. The instructor explains that a priority encoder incorporates a priority function, ensuring that if two or more inputs are high, the input with the highest priority takes precedence. He illustrates this concept by drawing a block diagram with n inputs and binary outputs, emphasizing the need for a circuit that can resolve conflicts between active signals. The text on the screen explicitly states, "In some practical cases more than one input can be high at a time, there we can not use simple encoder." He further clarifies that the operation is such that "the input having the highest priority will take precedence." In the second segment, the instructor details the operation of a 4-to-2 priority encoder using a comprehensive truth table. He establishes the priority order as I3 > I2 > I1 > I0. He systematically fills the truth table, assigning 'd' (don't care) to lower-priority inputs when a higher-priority input is active. For instance, if I3 is 1, the outputs correspond to binary 3, regardless of other inputs. He then derives the Boolean expressions for the outputs O1 and O0 based on the populated truth table, writing O0 = I3 + I3'I2'I1 and O1 = I3 + I3'I2 on the board. This process demonstrates how to simplify logic for priority-based encoding. The instructor points to specific rows in the table to justify the 'd' values, showing that lower inputs are irrelevant when a higher one is asserted. He specifically writes the equation for O0 first, noting that it is high when I3 is high or when I3 and I2 are low but I1 is high. Similarly, O1 is high when I3 is high or when I3 is low and I2 is high. This detailed derivation provides a clear method for designing priority encoder logic circuits. The table shows rows for inputs 0001, 001d, 01dd, and 1ddd, mapping to outputs 00, 01, 10, and 11 respectively.

Chapters

  1. 0:00 – 2:00 00:00-02:00

    The instructor introduces the concept of a Priority Encoder, explaining that simple encoders fail when multiple inputs are high simultaneously. He draws a block diagram with n inputs and binary outputs to visualize the circuit. The on-screen text highlights that in practical cases, more than one input can be high, necessitating a circuit with a priority function where the highest priority input takes precedence.

  2. 2:00 – 4:16 02:00-04:16

    The instructor constructs a truth table for a 4-to-2 priority encoder with inputs I3, I2, I1, I0 and outputs O1, O0. He fills the table based on the priority order I3 > I2 > I1 > I0, using 'd' for don't care conditions. He derives the Boolean expressions O0 = I3 + I3'I2'I1 and O1 = I3 + I3'I2, pointing to specific rows to justify the logic and don't care assignments.

The video progresses from defining the problem of multiple active inputs to the solution of a priority encoder, and finally to the implementation via a truth table and Boolean equations. The instructor systematically builds the logic, showing how higher priority inputs override lower ones, which is essential for understanding digital system design where signal conflicts must be resolved deterministically.

Loading lesson…