Decoder

Duration: 1 min

This video lesson is available to enrolled students.

Return to /learn/HPSC-PGT-COMPUTER-SCIENCE/digital-logic-circuits/combinational-circuit/demux-decoder-encoder/asset-decoder after enrolling

Inside: a video lesson and guided study material.

Module outline

  1. HPSC Interview Preparation: Interview Preparation
  2. Python Language: Introduction to Python, Tokens, Variables, Data Types, I/O, Operators & Expressions, Control Flow & Looping, Collections & Strings, Functions & Modules, File Handling & Data Analysis, DSA using Python
  3. Data Structure & Algorithms: Introduction to DS, Array, Stack, Queue, Linked List, Tree, Graphs, Hashing, Algorithm Analysis, Sorting Algorithms, Minimum Spanning Trees, Time Complexity Analysis, Graph Theory, Shortest Path Algos
  4. Computer Networks: Introduction to CN, Data Communication, DLL: Access Control, DLL: Flow Control, Data Link Layer - Ethernet, Net Layer: IPv4 & Proto, Net Layer: IP Addressing, Transport Layer Services, TL: Congestion & UDP, Application Layer, Hardware basics, Network Security
  5. Computer System & Organisation: Basics of COA, Cache Memory Organization, Input Output Organisation, Pipelining, Instr Formats & Modes, Control Unit Design, Programming the Basic Computer
  6. Database Management System: Basics of DBMS, ER Diagram, Relational Model & Functional Dependencies, Keys & Integrity Constraints, Normalization (1NF - BCNF), Decomposition Properties & 4NF, SQL, File Organization & Indexing, Transaction Management, Concurrency Control
  7. Operating Systems: Introduction to OS, Process Management, CPU Scheduling, Process Synchronization, Deadlock, Threads & Process Creation, Memory Management, Virtual Memory, Disc Scheduling
  8. Digital Logic & Circuits: Digital Systems & Boolean Basics, Logic Gates & Hardware, Boolean Expression, Boolean Minimization, Combinational Circuit, Sequential Circuits, Number System, Number Representation
  9. Theory Of Computation: Introduction to TOC, Deterministic FA (DFA), Non-Deterministic FA, Regular Expressions, Grammar, Regular Language Properties, Pushdown Automata & CFG, Turing Machines, Moore & Mealy Machines
  10. Compiler Design: Intro to Compilers, Lexical Analysis, Grammar & CFG, Syntax Analysis: Top-Down, Syntax Analysis: Bottom-Up, Semantic Analysis & SDT, Intermediate Code Gen, Code Optimization, Run Time Environment
  11. Software Engineering: Fundamentals of Software Engineering, Software Requirements and Quality Assurance, Software Design, Estimation and Metrics, Software Testing, Software Maintenance and Configuration Management, Data Warehousing & Mining
  12. Introduction to Emerging Trends: Emerging Tech Trends
  13. Digital Society & Cyber Law: Society, Law & Ethics
  14. HPSC PGT Previous Year Paper:
  15. HPSC Assistant Professor Previous Year Paper:
  16. Live Sessions: HPSC Live Sessions, EMRS TGT/PGT Live Class
  17. Full Mock Test:
  18. HPSC PGT - MOCK Test Series:
AI summary & chapters

AI Summary

An AI-generated summary of this video lecture.

The video presents a digital logic design problem: constructing a 7-to-128 decoder using 3-to-8 decoders. The instructor writes the question "Q 7-to-128 from 3-to-8?" in orange text. He then uses red marker to draw a hierarchical tree structure on the whiteboard to solve it. The diagram consists of boxes representing the decoders, arranged in levels. He circles numbers like 16 and 128 to denote the number of blocks and total outputs. He performs a calculation "1 + 2 + 16" to determine the total count of decoders required, circling the final answer "19". He also writes "16 x 8" to verify the output capacity.

Chapters

  1. 0:00 – 1:09 00:00-01:09

    The video covers the entire derivation process. Initially, the question is displayed. The instructor draws a vertical tree of boxes. He writes "16" and "128" near the bottom, indicating the leaf nodes. He writes "1 + 2 + 16" on the left side. He circles "19" as the sum. He writes "16 x 8" and circles "128" to show the multiplication. He also writes "8" at the bottom. The drawing shows a top box, a middle section, and a bottom section of boxes. He also circles a number "65" which appears to be a draft or intermediate value before settling on the final calculation.

The instructor demonstrates a systematic method for expanding decoder capabilities. By organizing the 3-to-8 decoders into three levels (1 top, 2 middle, 16 bottom), he ensures all 7 input lines are utilized to select the correct output among 128 possibilities. The calculation confirms that 19 individual 3-to-8 decoders are necessary to build the larger 7-to-128 unit. This hierarchical approach allows for modular design of complex digital circuits.

Loading lesson…