Segmentation with Paging

Duration: 4 min

This video lesson is available to enrolled students.

Return to /learn/HEXAWARE-PREPARATION/operating-systems/memory-management/segmentation-hybrid/asset-segmentation-with-paging after enrolling

Inside: a video lesson and guided study material.

Module outline

  1. Quantitative Ability: Speed Mathematics and Basic Mathematics, Percentage, Ratio and Proportion (Ratios), Average, Profit and Loss, Simple Interest and Compound Interest, Time and Work, Pipe and Cistern, Speed Time and Distance, Number System, HCF LCM, Data Interpretation, Age Problems, Mixture and Alligation, Partnership, Algebra, Sequence and Series (Series), Mensuration and Geometry, Arithmetic
  2. Reasoning Ability: Puzzle Solving (Puzzles), Seating Arrangements, Coding Decoding, Blood Relations, Directions (Direction Test), Syllogisms, Data Sufficiency, Ranking, Order and Sequence, Series (Number and Letter Series) (Numerical Relations and Reasoning), Logical Sequence Of Words, Calendar, Clock, Cubes & Dices, Analytical Reasoning (Counting Figures Reasoning), Data Arrangement, Non Verbal Reasoning (Spatial Aptitude) (Spatial Reasoning) (Visual Reasoning), Deductive and Inductive Reasoning (Logical Deduction and Induction) (Prepositional Reasoning)
  3. Verbal Ability: Comprehension / Reading Comprehension / Unseen Passages (Critical Reasoning) (Paragraph Questions), Cloze Test (Cloze Passage), Sentence Re-arrangements (Para Jumbles) (Narrative Sequencing), Vocabulary, Sentence Completion (Fill in the blanks), Active Passive Voice (Voice), Direct and Indirect Speech, Subject Verb Agreement (Verb Noun Agreement), Tenses, Preposition, Articles, Sentence Correction (Error Correction)
  4. Programming Basics (MCQs + Interview): C Programming by Yash Sir, Programming in C++, Java, Python for Placements by Yash Sir
  5. OOPs (MCQs + Interview): Object Oriented Programming (OOPS)
  6. DBMS (MCQs + Interview): Basics of DBMS, ER Diagram, Relational Model & Functional Dependencies, Keys & Integrity Constraints, Normalization (1NF - BCNF), Transaction Management, Decomposition Properties & 4NF, Concurrency Control, Database Recovery, File Organization & Indexing, Relational Algebra, Database Security & Authorization
  7. SQL (MCQs + Interview): SQL
  8. Operating Systems (MCQs + Interview): Introduction to OS, Process Management, CPU Scheduling, Deadlock, Threads & Process Creation, Memory Management, Virtual Memory, Process Synchronization, Disc Scheduling, File Management, Security
  9. Computer Networks (MCQs + Interview): Introduction to CN, Data Communication, DLL: Access Control, DLL: Flow Control, DLL: Error Control, DLL: Framing, Data Link Layer - Ethernet, Net Layer: IPv4 & Proto, Net Layer: IP Addressing, Net Layer:Routing Protocol, Transport Layer Services, TL: Congestion & UDP, Application Layer, Hardware basics, Network Security, Mobile Technology, Cloud Computing and IoT, Cyber and Info Security
  10. Coding: Coding Questions by Yash Sir
  11. HR Interview: MR & HR Interview Preparation
AI summary & chapters

AI Summary

An AI-generated summary of this video lecture.

The lecture introduces the concept of Segmentation with Paging, a memory management scheme designed to address the external fragmentation issues found in pure segmentation. The instructor explains that while segmentation divides a process into variable-sized logical units, these segments are further subdivided into fixed-size pages. This hybrid approach combines the logical organization of segmentation with the physical efficiency of paging. The core mechanism involves a two-level address translation process where a logical address is split into a segment number, a page number, and an offset. The instructor contrasts this with multilevel paging, highlighting that segmentation with paging allows for variable partition sizes within segments, unlike the fixed sizes in pure paging. The diagram illustrates the flow from logical address to physical address through segment and page tables.

Chapters

  1. 0:00 – 2:00 00:00-02:00

    The instructor begins by presenting the slide titled 'Segmentation with Paging.' He explains the motivation behind this scheme, stating that segmentation suffers from external fragmentation, so it is better to divide segments into pages as their size increases. The on-screen text explicitly notes, 'Since segmentation also suffers from external fragmentation, it is better to divide the segments into pages as the segments size increases.' He describes the structure where a process is divided into segments, and segments are further divided into pages. He notes a similarity to multilevel paging but emphasizes a key difference: 'because here when page table is divided the size of partition can be different.' The diagram shows a logical address structure with fields for Segment No, Page No, and Offset, along with a Segment Table Base Register (STBR).

  2. 2:00 – 3:50 02:00-03:50

    The instructor details the address translation flow using the diagram. He points to the 'CPU' box and the 'Logical Address' fields. He explains that the 'Segment No' is added to the 'STBR' (Segment Table Base Register) to locate the correct entry in the 'Segment Table.' This entry points to a specific 'Page Table.' The 'Page No' is then used to index into this page table to find the 'Frame No.' Finally, the 'Frame No' and 'Offset' are combined to create the 'Physical Address.' He draws on the right side of the screen to visualize how segments map to pages and then to frames in 'Main Memory,' illustrating that different segments can have different page table sizes. The bottom text reads 'Translating Logical Address into Physical Address,' reinforcing the process being demonstrated.

The lesson effectively bridges the gap between segmentation and paging. By using a segment table to point to individual page tables, the system gains the flexibility of variable-sized segments while maintaining the non-contiguous, fixed-size allocation of pages. This structure allows for efficient memory management where the overhead of fragmentation is reduced, and the logical view of the program (segments) is preserved. The visual tracing of the address bits through the tables reinforces the hardware mechanism required for this translation, showing how the CPU uses the STBR and segment number to find the correct page table before calculating the final physical address.

Loading lesson…