Serial In Serial Out Register

Duration: 8 min

This video lesson is available to enrolled students.

Return to /learn/BPSC/digital-electronics/sequential-circuits/shift-registers/asset-serial-in-serial-out-register after enrolling

Inside: a video lesson and guided study material.

Module outline

  1. About the Course: About the Course
  2. Section 1 | Language (Hindi): भाषा, लिपि, ध्वनि, वर्ण, अक्षर, स्वर, व्यंजन, मात्रा और संयुक्ताक्षर, वर्तनी, वर्ण-विन्यास, अनुस्वार, अनुनासिक, चंद्रबिंदु और ‘र’ के रूप, शब्द, पद और शब्द-भेद, संज्ञा और सर्वनाम, विशेषण और क्रिया, लिंग, वचन, पुरुष और कारक, काल, वाच्य, वाक्य और वाक्य-भेद, संधि, समास, विलोम शब्द, पर्यायवाची शब्द, सामान्य अशुद्धियाँ, अनेक शब्दों के लिए एक शब्द, मुहावरे और लोकोक्तियाँ, अपठित गद्यांश और अपठित पद्यांश, Multi-Topic Content (Cross-Concept Material), वर्णमाला
  3. Section 1 | Language (उर्दू भाषा — 22 प्रश्न (निश्चित)): Spelling & Diacritics, Grammar (اسم, فعل, صفت, ضمیر), Vocabulary, Idioms & Proverbs, Comprehension
  4. Section 1 | Language (বাংলা / बांग्ला भाषा — 22 प्रश्न (निश्चित)): Bangla Script and Sounds, Bangla Grammar and Usage, Bangla Word Formation and Vocabulary, Reading and Text Interpretation
  5. Section 1 | Language (English): Vocabulary, Noun, Subject Verb Agreement (Verb Noun Agreement), Adjectives, Tenses, Pronoun, Verb, Adverb, Preposition, Articles, Determiner, Conjunction, Modals, Active Passive Voice (Voice), Direct and Indirect Speech, Sentence Correction (Error Correction), Sentence Completion (Fill in the blanks), Sentence Construction, Sentence Re-arrangements (Para Jumbles) (Narrative Sequencing), Comprehension / Reading Comprehension / Unseen Passages (Critical Reasoning) (Paragraph Questions), Cloze Test (Cloze Passage), Verbal Analogy (Word Based Analogy), Facts, Inference and Judgements
  6. Section 2 | Primary Maths & Reasoning: Ratio and Proportion (Ratios), Divisibility Rules, Mixture and Alligation, Permutation and Combination, Number System, HCF LCM, Sequence and Series (Series), Speed Time and Distance, Series (Number and Letter Series) (Numerical Relations and Reasoning), Coding Decoding, Non Verbal Reasoning (Spatial Aptitude) (Spatial Reasoning) (Visual Reasoning), Percentage, Average, Profit and Loss, Simple Interest and Compound Interest, Time and Work, Mensuration and Geometry, Age Problems, Arithmetic, Powers and Exponents (Surds and Indices), Algebra, Probability, Trigonometry, Syllogisms, Seating Arrangements, Blood Relations, Directions (Direction Test), Analytical Reasoning (Counting Figures Reasoning), Puzzle Solving (Puzzles), Calendar, Clock, Cubes & Dices, Venn Diagram, Data Arrangement, Inequality, Analogy, Ranking, Order and Sequence
  7. Section 2 | General Awareness (GK + Current Affairs): Polity, Physics, Biology, State Wise GK, Chemistry, History, Geography, Indian Economy, Environment, GK- Current Affairs, Static General Knowledge
  8. Section 3 | Computer System and Org. (CSO): Basics of COA, Floating Point Rep, Cache Memory Organization, Instr Formats & Modes, Programming the Basic Computer, Input Output Organisation, Register Transfer and Microoperations, Control Unit Design
  9. Section 3 | Database Management System: Basics of DBMS, ER Diagram, Relational Model & Functional Dependencies, Keys & Integrity Constraints, Normalization (1NF - BCNF), Decomposition Properties & 4NF, SQL, File Organization & Indexing, Relational Algebra, Relational Calculus, Transaction Management, Concurrency Control
  10. Section 3 | Operating System: Introduction to OS, Process Management, CPU Scheduling, Threads & Process Creation, Memory Management, Virtual Memory, Disc Scheduling, File Management, Process Synchronization
  11. Section 3 | Computer Networks: Introduction to CN, Data Communication, DLL: Access Control, DLL: Flow Control, DLL: Error Control, Data Link Layer - Ethernet, Net Layer: IPv4 & Proto, Net Layer: IP Addressing, Transport Layer Services, TL: Congestion & UDP, Application Layer, Hardware basics
  12. Section 3 | Data Structures: Introduction to DS, Array, Stack, Queue, Linked List, Tree, Graphs, Hashing, Algorithm Analysis, Time Complexity Analysis, Sorting Algorithms, Greedy Algorithms, Minimum Spanning Trees, Shortest Path Algos
  13. Section 3 | Theory Of Computation & Compiler Design: Introduction to TOC, Deterministic FA (DFA), Non-Deterministic FA, Regular Expressions, Grammar, Regular Language Properties, Moore & Mealy Machines, Pushdown Automata & CFG, Turing Machines, Intro to Compilers, Lexical Analysis, Grammar & CFG, Syntax Analysis: Top-Down, Syntax Analysis: Bottom-Up, Semantic Analysis & SDT, Intermediate Code Gen, Code Optimization
  14. Section 3 | Emerging Trends (AI, Societal Ethics & MS Office): Artificial Intelligence, Emerging Tech Trends, Society, Law & Ethics, MS Office Applications
  15. Section 3 | Software Engineering: Fundamentals of Software Engineering, Software Requirements and Quality Assurance, Software Design, Estimation and Metrics, Software Maintenance and Configuration Management, Software Testing
  16. Section 3 | C Programming: C Fundamentals, Control Flow, Functions, Arrays & Pointers, Storage Classes, Structures & Enums, DMA, Macros, Scoping & File Handling
  17. Section 3 | OOPS, C++, JAVA, HTML: OOPS with C++, Java, HTML Basics, CSS
  18. Section 3 | Java: Java Fundamentals, Array, String, IO & References
  19. Section 3 | Python: Introduction to Python, Tokens, Variables, Data Types, I/O, Operators & Expressions, Control Flow & Looping, Collections & Strings, Functions & Modules, File Handling & Data Analysis
  20. Section 3 | Digital Electronics: Digital Systems & Boolean Basics, Logic Gates & Hardware, Boolean Expression, Boolean Minimization, Combinational Circuit, Sequential Circuits, Number System, Number Representation
  21. Section 3 | Multimedia: Multimedia
  22. BPSC Previous Year Papers:
  23. BPSC Full Mock Tests:
AI summary & chapters

AI Summary

An AI-generated summary of this video lecture.

The video lecture introduces the Serial In-Serial Out (SISO) shift register, a fundamental digital circuit component. The instructor explains that data enters the register one bit at a time through a single data line and exits serially. A circuit diagram featuring four cascaded D flip-flops is used to illustrate the architecture, where the output of one stage feeds the input of the next. The lesson progresses to a practical demonstration using a specific binary sequence, followed by a quantitative analysis of the clock cycles required for writing and reading data, concluding with a comparison table of different register types.

Chapters

  1. 0:00 – 2:00 00:00-02:00

    The video opens with a slide titled "Serial In-Serial Out (SISO)". The instructor defines the SISO shift register as a device allowing serial input (one bit at a time through a single data line) and producing a serial output. The slide text states, "Since there is only one output, the data leaves the shift register one bit at a time in a serial pattern, thus the name Serial-In-Serial-Out Shift Register." A circuit diagram is displayed showing four D flip-flops connected in a cascade. The output Q of Flip Flop 1 connects to the input D of Flip Flop 2, and so on, up to Flip Flop 4. The Serial Input enters Flip Flop 1, and the Serial Output is taken from Flip Flop 4. The instructor gestures towards the diagram to explain the flow of data. He points out the clock line connecting all flip-flops, indicating they are synchronous.

  2. 2:00 – 5:00 02:00-05:00

    The instructor transitions to a practical example to demonstrate the shifting operation. He writes the binary sequence "1100" at the top of the board, indicating the input data to be shifted. Below the circuit diagram, a truth table is presented with columns labeled "Sequence", "Input", "Q2", "Q1", "Q0", and "Output". Although the diagram shows four flip-flops, the table headers suggest a focus on specific outputs or a 3-bit subset, but the instructor proceeds to fill the table row by row. He writes "1" in the first row under "Input" for Sequence 1. He draws arrows from the input to the first flip-flop and then between flip-flops to visualize the data movement. He explains that with each clock pulse, the bit shifts from one stage to the next. He fills the "Input" column with the sequence 1, 1, 0, 0 corresponding to sequences 1, 2, 3, and 4. He draws arrows indicating the propagation of the '1' from the first flip-flop to the subsequent ones. He writes the sequence numbers 1, 2, 3, 4 in the first column.

  3. 5:00 – 8:19 05:00-08:19

    The instructor completes the explanation of the shifting process and moves to a summary comparison table. A new slide appears with a table comparing different register types: SISO, SIPO, PISO, and PIPO. The columns are "No of clock (write)", "No of clock (Read)", and "total". For the SISO row, he writes 'n' for the write clock, 'n-1' for the read clock, and '2n-1' for the total clock pulses required. He explains that the main use of a SISO is to act as a delay element. The text on the slide confirms this: "In SISO registers to provide n bit data serially in it requires n clock pulse and to provide serial output it requires n - 1 clock pulses." He emphasizes that to read out the data completely, it takes n-1 additional pulses after the n pulses used to write the data in. He points to the '2n-1' value to highlight the total time complexity.

The lecture provides a comprehensive overview of the Serial In-Serial Out (SISO) shift register. It starts with a theoretical definition and circuit diagram, showing how four D flip-flops are cascaded to shift data serially. The instructor then demonstrates the operation using a specific input sequence "1100", visualizing the bit movement through a truth table and arrows. Finally, the lesson concludes with a quantitative analysis of clock cycles, establishing that a 4-bit SISO register requires n write pulses and n-1 read pulses, totaling 2n-1 pulses, highlighting its utility as a delay element.

Loading lesson…