Basics of Decoder

Duration: 8 min

This video lesson is available to enrolled students.

Return to /learn/BPSC/digital-electronics/combinational-circuit/demux-decoder-encoder/asset-basics-of-decoder after enrolling

Inside: a video lesson and guided study material.

Module outline

  1. About the Course: About the Course
  2. Section 1 | Language (Hindi): भाषा, लिपि, ध्वनि, वर्ण, अक्षर, स्वर, व्यंजन, मात्रा और संयुक्ताक्षर, वर्तनी, वर्ण-विन्यास, अनुस्वार, अनुनासिक, चंद्रबिंदु और ‘र’ के रूप, शब्द, पद और शब्द-भेद, संज्ञा और सर्वनाम, विशेषण और क्रिया, लिंग, वचन, पुरुष और कारक, काल, वाच्य, वाक्य और वाक्य-भेद, संधि, समास, विलोम शब्द, पर्यायवाची शब्द, सामान्य अशुद्धियाँ, अनेक शब्दों के लिए एक शब्द, मुहावरे और लोकोक्तियाँ, अपठित गद्यांश और अपठित पद्यांश, Multi-Topic Content (Cross-Concept Material), वर्णमाला
  3. Section 1 | Language (उर्दू भाषा — 22 प्रश्न (निश्चित)): Spelling & Diacritics, Grammar (اسم, فعل, صفت, ضمیر), Vocabulary, Idioms & Proverbs, Comprehension
  4. Section 1 | Language (বাংলা / बांग्ला भाषा — 22 प्रश्न (निश्चित)): Bangla Script and Sounds, Bangla Grammar and Usage, Bangla Word Formation and Vocabulary, Reading and Text Interpretation
  5. Section 1 | Language (English): Vocabulary, Noun, Subject Verb Agreement (Verb Noun Agreement), Adjectives, Tenses, Pronoun, Verb, Adverb, Preposition, Articles, Determiner, Conjunction, Modals, Active Passive Voice (Voice), Direct and Indirect Speech, Sentence Correction (Error Correction), Sentence Completion (Fill in the blanks), Sentence Construction, Sentence Re-arrangements (Para Jumbles) (Narrative Sequencing), Comprehension / Reading Comprehension / Unseen Passages (Critical Reasoning) (Paragraph Questions), Cloze Test (Cloze Passage), Verbal Analogy (Word Based Analogy), Facts, Inference and Judgements
  6. Section 2 | Primary Maths & Reasoning: Ratio and Proportion (Ratios), Divisibility Rules, Mixture and Alligation, Permutation and Combination, Number System, HCF LCM, Sequence and Series (Series), Speed Time and Distance, Series (Number and Letter Series) (Numerical Relations and Reasoning), Coding Decoding, Non Verbal Reasoning (Spatial Aptitude) (Spatial Reasoning) (Visual Reasoning), Percentage, Average, Profit and Loss, Simple Interest and Compound Interest, Time and Work, Mensuration and Geometry, Age Problems, Arithmetic, Powers and Exponents (Surds and Indices), Algebra, Probability, Trigonometry, Syllogisms, Seating Arrangements, Blood Relations, Directions (Direction Test), Analytical Reasoning (Counting Figures Reasoning), Puzzle Solving (Puzzles), Calendar, Clock, Cubes & Dices, Venn Diagram, Data Arrangement, Inequality, Analogy, Ranking, Order and Sequence
  7. Section 2 | General Awareness (GK + Current Affairs): Polity, Physics, Biology, State Wise GK, Chemistry, History, Geography, Indian Economy, Environment, GK- Current Affairs, Static General Knowledge
  8. Section 3 | Computer System and Org. (CSO): Basics of COA, Floating Point Rep, Cache Memory Organization, Instr Formats & Modes, Programming the Basic Computer, Input Output Organisation, Register Transfer and Microoperations, Control Unit Design
  9. Section 3 | Database Management System: Basics of DBMS, ER Diagram, Relational Model & Functional Dependencies, Keys & Integrity Constraints, Normalization (1NF - BCNF), Decomposition Properties & 4NF, SQL, File Organization & Indexing, Relational Algebra, Relational Calculus, Transaction Management, Concurrency Control
  10. Section 3 | Operating System: Introduction to OS, Process Management, CPU Scheduling, Threads & Process Creation, Memory Management, Virtual Memory, Disc Scheduling, File Management, Process Synchronization
  11. Section 3 | Computer Networks: Introduction to CN, Data Communication, DLL: Access Control, DLL: Flow Control, DLL: Error Control, Data Link Layer - Ethernet, Net Layer: IPv4 & Proto, Net Layer: IP Addressing, Transport Layer Services, TL: Congestion & UDP, Application Layer, Hardware basics
  12. Section 3 | Data Structures: Introduction to DS, Array, Stack, Queue, Linked List, Tree, Graphs, Hashing, Algorithm Analysis, Time Complexity Analysis, Sorting Algorithms, Greedy Algorithms, Minimum Spanning Trees, Shortest Path Algos
  13. Section 3 | Theory Of Computation & Compiler Design: Introduction to TOC, Deterministic FA (DFA), Non-Deterministic FA, Regular Expressions, Grammar, Regular Language Properties, Moore & Mealy Machines, Pushdown Automata & CFG, Turing Machines, Intro to Compilers, Lexical Analysis, Grammar & CFG, Syntax Analysis: Top-Down, Syntax Analysis: Bottom-Up, Semantic Analysis & SDT, Intermediate Code Gen, Code Optimization
  14. Section 3 | Emerging Trends (AI, Societal Ethics & MS Office): Artificial Intelligence, Emerging Tech Trends, Society, Law & Ethics, MS Office Applications
  15. Section 3 | Software Engineering: Fundamentals of Software Engineering, Software Requirements and Quality Assurance, Software Design, Estimation and Metrics, Software Maintenance and Configuration Management, Software Testing
  16. Section 3 | C Programming: C Fundamentals, Control Flow, Functions, Arrays & Pointers, Storage Classes, Structures & Enums, DMA, Macros, Scoping & File Handling
  17. Section 3 | OOPS, C++, JAVA, HTML: OOPS with C++, Java, HTML Basics, CSS
  18. Section 3 | Java: Java Fundamentals, Array, String, IO & References
  19. Section 3 | Python: Introduction to Python, Tokens, Variables, Data Types, I/O, Operators & Expressions, Control Flow & Looping, Collections & Strings, Functions & Modules, File Handling & Data Analysis
  20. Section 3 | Digital Electronics: Digital Systems & Boolean Basics, Logic Gates & Hardware, Boolean Expression, Boolean Minimization, Combinational Circuit, Sequential Circuits, Number System, Number Representation
  21. Section 3 | Multimedia: Multimedia
  22. BPSC Previous Year Papers:
  23. BPSC Full Mock Tests:
AI summary & chapters

AI Summary

An AI-generated summary of this video lecture.

This lecture provides a comprehensive overview of digital logic decoders, beginning with their fundamental definition as combinational circuits that convert n binary inputs into up to 2^n unique outputs. The instructor illustrates the generic block diagram, explaining the relationship between input lines, output lines, and the enable signal. The lesson progresses to practical applications, specifically demonstrating how a 3-to-8 decoder is used for memory chip selection in a microprocessor system. Further examples include the use of decoders in the control unit of a computer and their implementation in arithmetic circuits like a full adder. The lecture concludes by establishing the logical equivalence between decoders and demultiplexers.

Chapters

  1. 0:00 – 2:00 00:00-02:00

    The instructor introduces the decoder with a slide titled 'Decoder'. The text defines it as a combinational circuit decoding binary information from n input lines to a maximum of 2^n unique output lines. He draws a block diagram on the whiteboard labeled 'Decoder n x 2^n'. He labels inputs on the left as I_n-1 down to I_0 and outputs on the right as O_0 up to O_2^n-1. He adds an Enable line 'E' at the bottom. He explains the purpose is to generate 2^n minterms where each input combination asserts a unique output. He circles the 'E' line and writes 'n x 2^n' inside the box to denote the configuration.

  2. 2:00 – 5:00 02:00-05:00

    The lecture transitions to a memory addressing application. A diagram shows an MPU connected to a '3-to-8 Line Decoder'. The address bus lines A0, A1, A2 connect to decoder inputs A, B, C. The decoder outputs D0 through D7 connect to the Chip Select (cs) pins of eight '1kx 8 Memory Chips' labeled Mem 0 to Mem 7. The instructor points to the 'Address Bus - A3 to A10' label at the top, explaining that higher address lines go to the memory chips while the decoder selects the specific chip. A 'Data Bus' is shown at the bottom connecting to the memory chips, illustrating data flow once a chip is selected.

  3. 5:00 – 8:11 05:00-08:11

    The final section covers advanced applications. A 'Control Unit of a Basic Computer' diagram shows decoders decoding Instruction Register bits to generate control signals. Next, a 3x8 decoder is connected to OR gates to implement a Full Adder. Inputs x, y, z with weights 2^2, 2^1, 2^0 feed the decoder. Specific outputs connect to OR gates to produce Sum (S) and Carry (C). Finally, a slide compares a DeMux and a Decoder. The text states a DeMux can be converted into a decoder by setting the input line as the enable line. The instructor draws a DeMux block and an arrow pointing to a Decoder block to illustrate this logical conversion.

The video systematically builds understanding of decoders from theoretical definitions to practical hardware implementation. It begins with the abstract concept of minterm generation and block diagram representation. It then moves to a concrete example of memory chip selection, showing how address lines are decoded to activate specific memory blocks. The lesson further explores the role of decoders in computer control logic and arithmetic circuits like full adders. Finally, it establishes a conceptual link between decoders and demultiplexers, demonstrating how a DeMux can function as a decoder. This progression effectively connects digital logic theory with system-level design.

Loading lesson…