Full Adder

Duration: 9 min

This video lesson is available to enrolled students.

Return to /learn/BPSC/digital-electronics/combinational-circuit/adders-subtractors/asset-full-adder after enrolling

Inside: a video lesson and guided study material.

Module outline

  1. About the Course: About the Course
  2. Section 1 | Language (Hindi): भाषा, लिपि, ध्वनि, वर्ण, अक्षर, स्वर, व्यंजन, मात्रा और संयुक्ताक्षर, वर्तनी, वर्ण-विन्यास, अनुस्वार, अनुनासिक, चंद्रबिंदु और ‘र’ के रूप, शब्द, पद और शब्द-भेद, संज्ञा और सर्वनाम, विशेषण और क्रिया, लिंग, वचन, पुरुष और कारक, काल, वाच्य, वाक्य और वाक्य-भेद, संधि, समास, विलोम शब्द, पर्यायवाची शब्द, सामान्य अशुद्धियाँ, अनेक शब्दों के लिए एक शब्द, मुहावरे और लोकोक्तियाँ, अपठित गद्यांश और अपठित पद्यांश, Multi-Topic Content (Cross-Concept Material), वर्णमाला
  3. Section 1 | Language (उर्दू भाषा — 22 प्रश्न (निश्चित)): Spelling & Diacritics, Grammar (اسم, فعل, صفت, ضمیر), Vocabulary, Idioms & Proverbs, Comprehension
  4. Section 1 | Language (বাংলা / बांग्ला भाषा — 22 प्रश्न (निश्चित)): Bangla Script and Sounds, Bangla Grammar and Usage, Bangla Word Formation and Vocabulary, Reading and Text Interpretation
  5. Section 1 | Language (English): Vocabulary, Noun, Subject Verb Agreement (Verb Noun Agreement), Adjectives, Tenses, Pronoun, Verb, Adverb, Preposition, Articles, Determiner, Conjunction, Modals, Active Passive Voice (Voice), Direct and Indirect Speech, Sentence Correction (Error Correction), Sentence Completion (Fill in the blanks), Sentence Construction, Sentence Re-arrangements (Para Jumbles) (Narrative Sequencing), Comprehension / Reading Comprehension / Unseen Passages (Critical Reasoning) (Paragraph Questions), Cloze Test (Cloze Passage), Verbal Analogy (Word Based Analogy), Facts, Inference and Judgements
  6. Section 2 | Primary Maths & Reasoning: Ratio and Proportion (Ratios), Divisibility Rules, Mixture and Alligation, Permutation and Combination, Number System, HCF LCM, Sequence and Series (Series), Speed Time and Distance, Series (Number and Letter Series) (Numerical Relations and Reasoning), Coding Decoding, Non Verbal Reasoning (Spatial Aptitude) (Spatial Reasoning) (Visual Reasoning), Percentage, Average, Profit and Loss, Simple Interest and Compound Interest, Time and Work, Mensuration and Geometry, Age Problems, Arithmetic, Powers and Exponents (Surds and Indices), Algebra, Probability, Trigonometry, Syllogisms, Seating Arrangements, Blood Relations, Directions (Direction Test), Analytical Reasoning (Counting Figures Reasoning), Puzzle Solving (Puzzles), Calendar, Clock, Cubes & Dices, Venn Diagram, Data Arrangement, Inequality, Analogy, Ranking, Order and Sequence
  7. Section 2 | General Awareness (GK + Current Affairs): Polity, Physics, Biology, State Wise GK, Chemistry, History, Geography, Indian Economy, Environment, GK- Current Affairs, Static General Knowledge
  8. Section 3 | Computer System and Org. (CSO): Basics of COA, Floating Point Rep, Cache Memory Organization, Instr Formats & Modes, Programming the Basic Computer, Input Output Organisation, Register Transfer and Microoperations, Control Unit Design
  9. Section 3 | Database Management System: Basics of DBMS, ER Diagram, Relational Model & Functional Dependencies, Keys & Integrity Constraints, Normalization (1NF - BCNF), Decomposition Properties & 4NF, SQL, File Organization & Indexing, Relational Algebra, Relational Calculus, Transaction Management, Concurrency Control
  10. Section 3 | Operating System: Introduction to OS, Process Management, CPU Scheduling, Threads & Process Creation, Memory Management, Virtual Memory, Disc Scheduling, File Management, Process Synchronization
  11. Section 3 | Computer Networks: Introduction to CN, Data Communication, DLL: Access Control, DLL: Flow Control, DLL: Error Control, Data Link Layer - Ethernet, Net Layer: IPv4 & Proto, Net Layer: IP Addressing, Transport Layer Services, TL: Congestion & UDP, Application Layer, Hardware basics
  12. Section 3 | Data Structures: Introduction to DS, Array, Stack, Queue, Linked List, Tree, Graphs, Hashing, Algorithm Analysis, Time Complexity Analysis, Sorting Algorithms, Greedy Algorithms, Minimum Spanning Trees, Shortest Path Algos
  13. Section 3 | Theory Of Computation & Compiler Design: Introduction to TOC, Deterministic FA (DFA), Non-Deterministic FA, Regular Expressions, Grammar, Regular Language Properties, Moore & Mealy Machines, Pushdown Automata & CFG, Turing Machines, Intro to Compilers, Lexical Analysis, Grammar & CFG, Syntax Analysis: Top-Down, Syntax Analysis: Bottom-Up, Semantic Analysis & SDT, Intermediate Code Gen, Code Optimization
  14. Section 3 | Emerging Trends (AI, Societal Ethics & MS Office): Artificial Intelligence, Emerging Tech Trends, Society, Law & Ethics, MS Office Applications
  15. Section 3 | Software Engineering: Fundamentals of Software Engineering, Software Requirements and Quality Assurance, Software Design, Estimation and Metrics, Software Maintenance and Configuration Management, Software Testing
  16. Section 3 | C Programming: C Fundamentals, Control Flow, Functions, Arrays & Pointers, Storage Classes, Structures & Enums, DMA, Macros, Scoping & File Handling
  17. Section 3 | OOPS, C++, JAVA, HTML: OOPS with C++, Java, HTML Basics, CSS
  18. Section 3 | Java: Java Fundamentals, Array, String, IO & References
  19. Section 3 | Python: Introduction to Python, Tokens, Variables, Data Types, I/O, Operators & Expressions, Control Flow & Looping, Collections & Strings, Functions & Modules, File Handling & Data Analysis
  20. Section 3 | Digital Electronics: Digital Systems & Boolean Basics, Logic Gates & Hardware, Boolean Expression, Boolean Minimization, Combinational Circuit, Sequential Circuits, Number System, Number Representation
  21. Section 3 | Multimedia: Multimedia
  22. BPSC Previous Year Papers:
  23. BPSC Full Mock Tests:
AI summary & chapters

AI Summary

An AI-generated summary of this video lecture.

The video provides a comprehensive lecture on the Full Adder, a fundamental component in digital logic design used for arithmetic operations. It begins by defining the Full Adder as a combinational circuit that sums three input bits: two operands (A and B) and a carry-in (Cin). The instructor explains that An and Bn represent the nth order bits of numbers A and B, while Cin is the carry generated from the addition of the (n-1)th order bits. The lecture progresses to illustrate carry propagation using a 4-bit adder diagram and binary addition examples. Finally, the instructor derives the Boolean logic for the Sum and Carry Out outputs using a truth table and Karnaugh maps, concluding with the implementation of the Full Adder using basic logic gates like XOR, AND, and OR. This structured approach ensures students understand both the theoretical basis and practical circuit design of the Full Adder.

Chapters

  1. 0:00 – 2:00 00:00-02:00

    The instructor introduces the Full Adder with on-screen text defining it as a 'combinational logic circuit that performs the arithmetic sum of three input bits.' He highlights the inputs An, Bn, and Cin, explaining that An and Bn are nth order bits while Cin is the carry from the (n-1)th order bits. He writes `( ) + ( )` on the board to visualize the addition process and labels the inputs A, B, and Cin. The text on the screen explicitly states 'It consists of three input bits, denoted by A (First operand), B (Second operand), Cin (Represents carry from the previous lower significant position).' The instructor circles the terms An and Bn in the text to emphasize their role as the current bits being added.

  2. 2:00 – 5:00 02:00-05:00

    The lecture transitions to practical examples, showing a 4-bit adder diagram with inputs A3-A0 and B3-B0, and carries C4-C0. The instructor circles specific columns to demonstrate how the carry output from one stage becomes the carry input for the next. He then displays a table of binary addition cases, such as `1+1+1` and `1+0+0`, calculating the results to show how sums and carries are generated in a multi-bit addition scenario. He writes down the binary results, for instance, writing `10` for the sum of `1+1+1` to indicate a sum of 0 and a carry of 1. This section emphasizes the concept of carry propagation where the carry obtained from the addition of two bits is added to the next higher order pair of significant bits.

  3. 5:00 – 8:31 05:00-08:31

    The instructor presents a truth table for the Full Adder with inputs A, B, Cin and outputs Sum, Cout. He uses K-maps to simplify the logic expressions, circling groups of 1s. He derives the Sum expression as `A'B'C + A'BC' + AB'C' + ABC`, which simplifies to `A XOR B XOR C`. For the Carry Out, he derives `AB + AC + BC`. The section concludes with a logic circuit diagram showing the interconnection of XOR, AND, and OR gates to implement the Full Adder. The K-maps are clearly visible with inputs labeled `ab`, `a'b'`, `a'b`, `ab`, `ab'` and `cin`, `cin'`. The final circuit diagram shows the Sum output connected to an XOR gate and the Carry output connected to an OR gate fed by three AND gates.

The video systematically builds the concept of the Full Adder from definition to implementation. It starts with the theoretical definition involving three inputs (A, B, Cin) and explains the role of carry propagation in multi-bit addition. The instructor uses visual aids like a 4-bit adder diagram and binary addition tables to clarify how carries move between bit positions. The core of the lecture involves deriving the logic equations: the Sum is the XOR of all three inputs, and the Carry Out is the majority function (AB + AC + BC). This is achieved through truth table analysis and K-map simplification. The final output is a complete logic circuit diagram, connecting the theoretical Boolean expressions to physical gate implementations, providing a full understanding of the Full Adder's structure and function. The lecture effectively bridges the gap between abstract logic definitions and concrete circuit design, ensuring students can both analyze and construct Full Adder circuits.

Loading lesson…