A computer has a 256 KByte, 4-way set associative, write back data cache with…
GATE · 2012 · CS · Computer Science & ITTPSC Computer/IT Posts · 2025 · Senior Informatics Officer · Section D
A computer has a 256 KByte, 4-way set associative, write back data cache with block size of 32 Bytes. The processor sends 32 bit addresses to the cache controller. Each cache tag directory entry contains, in addition to address tag, 2 valid bits, 1 modified bit and 1 replacement bit.
The number of bits in the tag field of an address is
- A.
11
- B.
14
- C.
16
- D.
27
Attempted by 407 students.
Sign up free to check your answer
Sign up freeLoading lesson…