Implementing 1x2 DeMultiplexer

Duration: 5 min

This video lesson is available to enrolled students.

Return to /learn/UP-LT-GRADE-ASSISTANT-TEACHER-2025/digital-logic-circuits-discrete-math-structures/combinational-circuit/demux-decoder-encoder/asset-implementing-1x2-demultiplexer after enrolling

Inside: a video lesson and guided study material.

Module outline

  1. About Course: About the Course
  2. CS | 01 | Digital Logic and Circuits and Discrete Mathematical Structures: Digital Systems & Boolean Basics, Number System, Number Representation, Logic Gates & Hardware, Boolean Expression, Boolean Minimization, Combinational Circuit, Sequential Circuits, Set Theory, Relations, Functions, Graph Theory, Group Theory, Propositional and Predicate Logic, Permutation and Combination
  3. CS | 02 | Computer Organization and Architecture: Basics of COA, Cache Memory Organization, Input Output Organisation, Pipelining, Instr Formats & Modes, Control Unit Design, Multiprocessors
  4. CS | 03 | Data Structures and Algorithm: Introduction to DS, Array, Stack, Queue, Linked List, Tree, Graphs, Hashing, Algorithm Analysis, Time Complexity Analysis, Sorting Algorithms, Greedy Algorithms, Dynamic Programming, Minimum Spanning Trees, Shortest Path Algos, Complexity Theory, Advanced Algorithms
  5. CS | 04 | Problem Solving through C Programming: C Fundamentals, Control Flow, Functions, Arrays & Pointers, Storage Classes, Structures & Enums, DMA, Macros, Scoping & File Handling
  6. CS | 05 | Object Oriented Techniques: Object Oriented Technology, Java
  7. CS | 06 | Operating System: Introduction to OS, Process Management, CPU Scheduling, Process Synchronization, Threads & Process Creation, Deadlock, Memory Management, Virtual Memory, Disc Scheduling, File Management, Windows OS, Unix OS
  8. CS | 07 | Database Management Systems: Basics of DBMS, ER Diagram, Relational Model & Functional Dependencies, Keys & Integrity Constraints, Normalization (1NF - BCNF), Decomposition Properties & 4NF, Relational Algebra, SQL, Relational Calculus, Transaction Management, Concurrency Control, Database Recovery, Database Security & Authorization, Query Processing & Optimization, File Organization & Indexing
  9. CS | 08 | Computer Networks: Introduction to CN, Data Communication, DLL: Access Control, DLL: Flow Control, DLL: Error Control, DLL: Framing, Data Link Layer - Ethernet, Net Layer: IPv4 & Proto, Net Layer: IP Addressing, Net Layer:Routing Protocol, Transport Layer Services, TL: Congestion & UDP, Application Layer, Hardware basics
  10. CS | 09 | Software Engineering: Fundamentals of Software Engineering, Software Requirements and Quality Assurance, Software Design, Estimation and Metrics, Software Testing, Software Maintenance and Configuration Management
  11. CS | 10 | Internet Technology, Web Design and Web Technology: Internet Fundamentals, Web Design & Development, Protocols & Services, Web Publishing & Hosting, Server Side & Security, Emerging Technologies, JavaScript-Basics, HTML Basics
  12. CS | 11 | System Analysis And Design: Fundamentals of Systems and Information Systems, SDLC and Development Approaches, Software Documentation and Software Requirements Specification (SRS), SDD and Quality Assurance, Security, Risk Management & Maintenance
  13. CS | 12 | Information Security and Cyber Laws: Cyber Threats and Malware Attacks, Role of Internet and Web Services, Security in Mobile and Wireless Computing, Electronic Data Interchange and E-Commerce, Physical Security and Cryptography Basics, Intrusion Detection Systems (IDS), Cyber Safety and Security
  14. CS | 13 | Computer Graphics: Basics of Computer Graphics, 2-D Geometrical Transforms and Viewing, 3-D Object Representation, Geometric Transformations and Viewing
  15. GS Paper | 01 | Indian and World Geography: Geography
  16. GS Paper | 02 | History: History
  17. GS Paper | 03 | Indian Economy & Social Development: Indian Economy
  18. GS Paper | 04 | General Science: Biology, Chemistry, Physics
  19. GS Paper | 05 | Elementary Maths: Number System, Divisibility Rules, HCF LCM, Percentage, Profit and Loss, Simple Interest and Compound Interest, Ratio and Proportion (Ratios), Average, Time and Work, Speed Time and Distance, Algebra, Mensuration and Geometry, Data Interpretation, Arithmetic, Statistics, Probability, Sequence and Series (Series), Mixture and Alligation, Calculus, Trigonometry, Vectors
  20. GS Paper | 06 | Indian Polity and Governance: Polity
  21. GS Paper | 07 | Current Events: GK- Current Affairs
  22. UPLT Live Classes Notes: UPLT Live Classes
  23. UPLT Full Mock Tests Tier 1:
  24. UPLT Full Mock Tests Tier 2:
AI summary & chapters

AI Summary

An AI-generated summary of this video lecture.

This educational video provides a comprehensive tutorial on the 1-to-2 Demultiplexer, a fundamental digital logic component used in computer architecture. The instructor systematically breaks down the concept by first presenting the block diagram, then establishing the functional behavior through a truth table, and finally constructing the physical logic circuit using standard logic gates. The lecture emphasizes the relationship between the select line and the routing of the single data input to one of the two available outputs, providing a clear visual guide for students.

Chapters

  1. 0:00 – 2:00 00:00-02:00

    The session begins with the title "1 to 2 Demultiplexer" underlined at the top of the whiteboard. The instructor draws a square block diagram and writes "DeMux 1x2" inside it. He labels the single input line entering from the left as 'I', representing the data signal. On the right side of the block, he draws two output terminals labeled 'O0' and 'O1'. At the bottom of the block, he adds a control input line labeled 'S', which serves as the select line. He verbally explains that this device is designed to take a single input and distribute it to one of the two outputs depending on the logic level of the select line S. The "Knowledge Gate" logo is visible in the bottom right corner throughout the lecture.

  2. 2:00 – 4:34 02:00-04:34

    To define the logic, the instructor draws a truth table next to the block diagram. He sets up columns for the select line 'S' and the outputs 'O1' and 'O0'. He populates the table with binary values: in the first row where S is 0, he writes 'I' in the O0 column and '0' in the O1 column. In the second row where S is 1, he writes 'I' in the O1 column and '0' in the O0 column. Following this, he sketches the logic circuit diagram. He draws two AND gates. The top gate takes the input 'I' and the inverted select line (NOT S) to generate output 'O0'. The bottom gate takes input 'I' and the non-inverted select line 'S' to generate output 'O1'. He traces the lines to show how the select line controls which AND gate is enabled.

The video effectively demonstrates the design flow of a digital component from abstraction to implementation. By starting with the block diagram, the instructor establishes the interface. The truth table clarifies the functional requirements, showing that the input 'I' is routed to 'O0' when S=0 and to 'O1' when S=1. The final circuit diagram confirms this logic using two AND gates and an inverter, ensuring that only one output is active at any given time. This progression helps students understand how to translate a functional specification into a working logic circuit.

Loading lesson…