Full Adder

Duration: 9 min

This video lesson is available to enrolled students.

Return to /learn/UP-LT-GRADE-ASSISTANT-TEACHER-2025/digital-logic-circuits-discrete-math-structures/combinational-circuit/adders-subtractors/asset-full-adder after enrolling

Inside: a video lesson and guided study material.

Module outline

  1. About Course: About the Course
  2. CS | 01 | Digital Logic and Circuits and Discrete Mathematical Structures: Digital Systems & Boolean Basics, Number System, Number Representation, Logic Gates & Hardware, Boolean Expression, Boolean Minimization, Combinational Circuit, Sequential Circuits, Set Theory, Relations, Functions, Graph Theory, Group Theory, Propositional and Predicate Logic, Permutation and Combination
  3. CS | 02 | Computer Organization and Architecture: Basics of COA, Cache Memory Organization, Input Output Organisation, Pipelining, Instr Formats & Modes, Control Unit Design, Multiprocessors
  4. CS | 03 | Data Structures and Algorithm: Introduction to DS, Array, Stack, Queue, Linked List, Tree, Graphs, Hashing, Algorithm Analysis, Time Complexity Analysis, Sorting Algorithms, Greedy Algorithms, Dynamic Programming, Minimum Spanning Trees, Shortest Path Algos, Complexity Theory, Advanced Algorithms
  5. CS | 04 | Problem Solving through C Programming: C Fundamentals, Control Flow, Functions, Arrays & Pointers, Storage Classes, Structures & Enums, DMA, Macros, Scoping & File Handling
  6. CS | 05 | Object Oriented Techniques: Object Oriented Technology, Java
  7. CS | 06 | Operating System: Introduction to OS, Process Management, CPU Scheduling, Process Synchronization, Threads & Process Creation, Deadlock, Memory Management, Virtual Memory, Disc Scheduling, File Management, Windows OS, Unix OS
  8. CS | 07 | Database Management Systems: Basics of DBMS, ER Diagram, Relational Model & Functional Dependencies, Keys & Integrity Constraints, Normalization (1NF - BCNF), Decomposition Properties & 4NF, Relational Algebra, SQL, Relational Calculus, Transaction Management, Concurrency Control, Database Recovery, Database Security & Authorization, Query Processing & Optimization, File Organization & Indexing
  9. CS | 08 | Computer Networks: Introduction to CN, Data Communication, DLL: Access Control, DLL: Flow Control, DLL: Error Control, DLL: Framing, Data Link Layer - Ethernet, Net Layer: IPv4 & Proto, Net Layer: IP Addressing, Net Layer:Routing Protocol, Transport Layer Services, TL: Congestion & UDP, Application Layer, Hardware basics
  10. CS | 09 | Software Engineering: Fundamentals of Software Engineering, Software Requirements and Quality Assurance, Software Design, Estimation and Metrics, Software Testing, Software Maintenance and Configuration Management
  11. CS | 10 | Internet Technology, Web Design and Web Technology: Internet Fundamentals, Web Design & Development, Protocols & Services, Web Publishing & Hosting, Server Side & Security, Emerging Technologies, JavaScript-Basics, HTML Basics
  12. CS | 11 | System Analysis And Design: Fundamentals of Systems and Information Systems, SDLC and Development Approaches, Software Documentation and Software Requirements Specification (SRS), SDD and Quality Assurance, Security, Risk Management & Maintenance
  13. CS | 12 | Information Security and Cyber Laws: Cyber Threats and Malware Attacks, Role of Internet and Web Services, Security in Mobile and Wireless Computing, Electronic Data Interchange and E-Commerce, Physical Security and Cryptography Basics, Intrusion Detection Systems (IDS), Cyber Safety and Security
  14. CS | 13 | Computer Graphics: Basics of Computer Graphics, 2-D Geometrical Transforms and Viewing, 3-D Object Representation, Geometric Transformations and Viewing
  15. GS Paper | 01 | Indian and World Geography: Geography
  16. GS Paper | 02 | History: History
  17. GS Paper | 03 | Indian Economy & Social Development: Indian Economy
  18. GS Paper | 04 | General Science: Biology, Chemistry, वैज्ञानिक उपलब्धियाँ और अनुसंधान / Scientific Achievements and Research
  19. GS Paper | 05 | Elementary Maths: संख्या पद्धति / Number System, Divisibility Rules, महत्तम समापवर्तक और लघुत्तम समापवर्त्य / HCF and LCM, प्रतिशत / Percentage, लाभ, हानि और बट्टा / Profit, Loss and Discount, साधारण और चक्रवृद्धि ब्याज / Simple and Compound Interest, अनुपात और समानुपात / Ratio and Proportion, औसत / Average, समय और कार्य / Time and Work, समय, चाल और दूरी / Time, Speed and Distance, Algebra, घन क्षेत्रमिति / Solid Mensuration, आँकड़ा निर्वचन / Data Interpretation, Arithmetic, Statistics, Probability, Sequence and Series (Series), मिश्रण और एलिगेशन / Mixture and Alligation, Calculus, Trigonometry, Vectors, संख्या पद्धति और संख्या सिद्धांत / Number Systems and Number Theory, यूक्लिडीय ज्यामिति और क्षेत्रमिति / Euclidean Geometry and Mensuration, सांख्यिकी और प्रायिकता / Statistics and Probability, निर्देशांक ज्यामिति, सदिश और त्रिविमीय ज्यामिति / Coordinate Geometry, Vectors and 3D Geometry, बहुपद, समीकरण और सम्मिश्र संख्याएँ / Polynomials, Equations and Complex Numbers, समतल क्षेत्रमिति / Plane Mensuration, सरलीकरण, घातांक और करणी / Simplification, Indices and Surds, समुच्चय, संबंध, फलन और विविक्त गणित / Sets, Relations, Functions and Discrete Mathematics
  20. GS Paper | 06 | Indian Polity and Governance: Polity
  21. GS Paper | 07 | Current Events: समसामयिकी / Current Affairs
  22. UPLT Live Classes Notes: UPLT Live Classes
  23. UPLT Full Mock Tests Tier 1:
  24. UPLT Full Mock Tests Tier 2:
AI summary & chapters

AI Summary

An AI-generated summary of this video lecture.

The video provides a comprehensive lecture on the Full Adder, a fundamental component in digital logic design used for arithmetic operations. It begins by defining the Full Adder as a combinational circuit that sums three input bits: two operands (A and B) and a carry-in (Cin). The instructor explains that An and Bn represent the nth order bits of numbers A and B, while Cin is the carry generated from the addition of the (n-1)th order bits. The lecture progresses to illustrate carry propagation using a 4-bit adder diagram and binary addition examples. Finally, the instructor derives the Boolean logic for the Sum and Carry Out outputs using a truth table and Karnaugh maps, concluding with the implementation of the Full Adder using basic logic gates like XOR, AND, and OR. This structured approach ensures students understand both the theoretical basis and practical circuit design of the Full Adder.

Chapters

  1. 0:00 – 2:00 00:00-02:00

    The instructor introduces the Full Adder with on-screen text defining it as a 'combinational logic circuit that performs the arithmetic sum of three input bits.' He highlights the inputs An, Bn, and Cin, explaining that An and Bn are nth order bits while Cin is the carry from the (n-1)th order bits. He writes `( ) + ( )` on the board to visualize the addition process and labels the inputs A, B, and Cin. The text on the screen explicitly states 'It consists of three input bits, denoted by A (First operand), B (Second operand), Cin (Represents carry from the previous lower significant position).' The instructor circles the terms An and Bn in the text to emphasize their role as the current bits being added.

  2. 2:00 – 5:00 02:00-05:00

    The lecture transitions to practical examples, showing a 4-bit adder diagram with inputs A3-A0 and B3-B0, and carries C4-C0. The instructor circles specific columns to demonstrate how the carry output from one stage becomes the carry input for the next. He then displays a table of binary addition cases, such as `1+1+1` and `1+0+0`, calculating the results to show how sums and carries are generated in a multi-bit addition scenario. He writes down the binary results, for instance, writing `10` for the sum of `1+1+1` to indicate a sum of 0 and a carry of 1. This section emphasizes the concept of carry propagation where the carry obtained from the addition of two bits is added to the next higher order pair of significant bits.

  3. 5:00 – 8:31 05:00-08:31

    The instructor presents a truth table for the Full Adder with inputs A, B, Cin and outputs Sum, Cout. He uses K-maps to simplify the logic expressions, circling groups of 1s. He derives the Sum expression as `A'B'C + A'BC' + AB'C' + ABC`, which simplifies to `A XOR B XOR C`. For the Carry Out, he derives `AB + AC + BC`. The section concludes with a logic circuit diagram showing the interconnection of XOR, AND, and OR gates to implement the Full Adder. The K-maps are clearly visible with inputs labeled `ab`, `a'b'`, `a'b`, `ab`, `ab'` and `cin`, `cin'`. The final circuit diagram shows the Sum output connected to an XOR gate and the Carry output connected to an OR gate fed by three AND gates.

The video systematically builds the concept of the Full Adder from definition to implementation. It starts with the theoretical definition involving three inputs (A, B, Cin) and explains the role of carry propagation in multi-bit addition. The instructor uses visual aids like a 4-bit adder diagram and binary addition tables to clarify how carries move between bit positions. The core of the lecture involves deriving the logic equations: the Sum is the XOR of all three inputs, and the Carry Out is the majority function (AB + AC + BC). This is achieved through truth table analysis and K-map simplification. The final output is a complete logic circuit diagram, connecting the theoretical Boolean expressions to physical gate implementations, providing a full understanding of the Full Adder's structure and function. The lecture effectively bridges the gap between abstract logic definitions and concrete circuit design, ensuring students can both analyze and construct Full Adder circuits.

Loading lesson…