EX OR gate vs EX NOR gate relationship part 1

Duration: 4 min

This video lesson is available to enrolled students.

Return to /learn/TPSC-ASSISTANT-TECHNICAL-OFFICER/digital-logic/logic-gates-hardware/ex-or-ex-nor-gate-relation/asset-ex-or-gate-vs-ex-nor-gate-relationship-part-1 after enrolling

Inside: a video lesson and guided study material.

Module outline

  1. About Course: About the Course
  2. Paper 2 | Digital Logic: Digital Systems & Boolean Basics, Logic Gates & Hardware, Boolean Expression, Boolean Minimization, Combinational Circuit, Sequential Circuits, Number System, Number Representation, Floating Point Rep
  3. Paper 2 | Computer Organization And Architecture: Basics of COA, Cache Memory Organization, Input Output Organisation, Pipelining, Control Unit Design, Instr Formats & Modes, Programming the Basic Computer
  4. Paper 2 | Analog And Digital Communication: Introduction to Communication Systems & Random Signals, Analog Communication Systems, Information Theory & Digital Communication Fundamentals, Digital Modulation & Detection Techniques, Error Control, Synchronization & Multiple Access Techniques
  5. Paper 2 | Programming in C: C Fundamentals, Control Flow, Functions, Arrays & Pointers, Storage Classes, Structures & Enums, DMA, Macros, Scoping & File Handling
  6. Paper 2 | Data Structures And Programming: Introduction to DS, Array, Stack, Queue, Linked List, Tree, Graphs, Hashing, Java, OOPS with C++, Java Fundamentals, Array, String, IO & References
  7. Paper 2 | Algorithms: Algorithm Analysis, Sorting Algorithms, Time Complexity Analysis, Greedy Algorithms, Dynamic Programming, Minimum Spanning Trees, Shortest Path Algos
  8. Paper 2 | Compiler Design: Intro to Compilers, Lexical Analysis, Grammar & CFG, Syntax Analysis: Top-Down, Syntax Analysis: Bottom-Up, Semantic Analysis & SDT, Intermediate Code Gen, Code Optimization, Run Time Environment
  9. Paper 2 | Operating System: Introduction to OS, Process Management, CPU Scheduling, Process Synchronization, Threads & Process Creation, Deadlock, Memory Management, Virtual Memory, Disc Scheduling, File Management, Unix OS, Linux OS
  10. Paper 2 | Databases: Basics of DBMS, ER Diagram, Relational Model & Functional Dependencies, Keys & Integrity Constraints, Normalization (1NF - BCNF), Decomposition Properties & 4NF, Relational Algebra, SQL, Relational Calculus, File Organization & Indexing, Transaction Management, Concurrency Control
  11. Paper 2 | Information Systems and Software Engineering: Fundamentals of Software Engineering, Software Requirements and Quality Assurance, Software Design, Estimation and Metrics, Software Testing, Software Maintenance and Configuration Management
  12. Paper 2 | Computer Networks: Introduction to CN, Data Communication, DLL: Access Control, DLL: Flow Control, DLL: Error Control, DLL: Framing, Data Link Layer - Ethernet, Net Layer: IPv4 & Proto, Net Layer: IP Addressing, Net Layer:Routing Protocol, Transport Layer Services, TL: Congestion & UDP, Application Layer, Hardware Basics
  13. Paper 2 | Internet & Web Technologies: Website, Browser & Services, Internet Fundamentals, Web Design & Development, Protocols & Services, Web Publishing & Hosting, Server Side & Security, Emerging Technologies, HTML Basics, JavaScript-Basics, CSS, XML, HTML5
  14. Paper 2 | Cyber Security And Emerging Technologies: Emerging Tech Trends, Internet of Things
  15. Paper 2 | Cloud Technology: Cloud Computing
  16. Paper 2 | Probability and statistics: Probability, Statistics
  17. Paper-1 English: Vocabulary, Preposition, Articles, Comprehension / Reading Comprehension / Unseen Passages (Critical Reasoning) (Paragraph Questions), Sentence Re-arrangements (Para Jumbles) (Narrative Sequencing), Sentence Correction (Error Correction), Sentence Completion (Fill in the blanks), Cloze Test (Cloze Passage), Sentence Construction
  18. Paper 1 General Mental Ability & Logical reasoning: Ratio and Proportion (Ratios), Divisibility Rules, Data Interpretation, Mixture and Alligation, Permutation and Combination, Logarithm, Number System, HCF LCM, Sequence and Series (Series), Speed Time and Distance, Series (Number and Letter Series) (Numerical Relations and Reasoning), Coding Decoding, Data Sufficiency, Non Verbal Reasoning (Spatial Aptitude) (Spatial Reasoning) (Visual Reasoning), Percentage, Average, Powers and Exponents (Surds and Indices), Algebra, Profit and Loss, Simple Interest and Compound Interest, Time and Work, Pipe and Cistern, Mensuration and Geometry, Mental Ability, Age Problems, Partnership, Arithmetic, Speed Mathematics and Basic Mathematics, Syllogisms, Deductive and Inductive Reasoning (Logical Deduction and Induction) (Prepositional Reasoning), Seating Arrangements, Blood Relations, Directions (Direction Test), Analytical Reasoning (Counting Figures Reasoning), Puzzle Solving (Puzzles), Calendar, Clock, Cubes & Dices, Selection Decision Table (Decision Making), Logical Sequence Of Words, Venn Diagram, Analogy
  19. Paper-1 General Knowledge & Current Affairs: State Wise GK, History, Geography, GK- Current Affairs, Static General Knowledge
  20. Full Length Mock Test:
AI summary & chapters

AI Summary

An AI-generated summary of this video lecture.

The video features an educational lecture by Sanchit Jain Sir on digital logic design, specifically focusing on the properties of XOR and XNOR gates. The instructor uses a truth table to demonstrate the behavior of three-variable XOR and XNOR operations. He systematically fills in the output columns for inputs A, B, and C. Later, he derives general identities on the whiteboard, discussing the relationship between XNOR and XOR operations for multiple variables and introducing the concept of parity (even vs. odd number of 1s). The session is branded with 'Knowledge Gate Eduventures' and the instructor's name is displayed on screen.

Chapters

  1. 0:00 – 2:00 00:00-02:00

    The instructor begins by presenting a truth table with columns for inputs A, B, C and outputs for a⊕b⊕c and a⊙b⊙c. He methodically fills the table row by row. For the first row (0,0,0), he writes 0 for XOR and 1 for XNOR. He continues this process, writing 1s and 0s in the respective columns based on the logic of the gates. The visual focus is on the table structure and the manual calculation of these logic functions. He points to specific rows to emphasize the pattern of outputs as the binary count increases from 000 to 111. The table headers are clearly visible in orange.

  2. 2:00 – 3:34 02:00-03:34

    The instructor moves to the whiteboard space to the right of the table to write general Boolean identities. He writes a ⊙ b ≠ a ⊕ b to clarify that XNOR is not simply the inverse of XOR in a direct equality sense for all cases. He then writes a ⊙ b ⊙ c = a ⊕ b ⊕ c, establishing an equivalence for three variables. He further explores this with four variables, writing a ⊙ b ⊙ c ⊙ d, and notes conditions like 'even' and 'odd' to explain parity properties, indicating that the output depends on the count of 1s in the input. He draws a checkmark next to the three-variable equation, validating it as a correct identity. The text 'SANCHIT JAIN SIR' is visible in the lower third.

The lecture progresses from specific examples to general rules. By first filling the truth table, the instructor grounds the abstract concepts in concrete data. This allows him to observe patterns, leading to the written identities on the board. The transition from the table to the equations highlights the derivation of the parity property for XOR and XNOR gates, a crucial concept for digital circuit design. The visual evidence of the table being filled out provides the empirical basis for the theoretical equations written later. This pedagogical approach helps students understand the underlying logic before memorizing formulas, ensuring a deeper comprehension of the material.

Loading lesson…