Addressing Modes

Duration: 5 min

This video lesson is available to enrolled students.

Return to /learn/TPSC-ASSISTANT-TECHNICAL-OFFICER/computer-organization-and-architecture/instr-formats-modes/basic-addressing-modes/asset-addressing-modes after enrolling

Inside: a video lesson and guided study material.

Module outline

  1. About Course: About the Course
  2. Paper 2 | Digital Logic: Digital Systems & Boolean Basics, Logic Gates & Hardware, Boolean Expression, Boolean Minimization, Combinational Circuit, Sequential Circuits, Number System, Number Representation, Floating Point Rep
  3. Paper 2 | Computer Organization And Architecture: Basics of COA, Cache Memory Organization, Input Output Organisation, Pipelining, Control Unit Design, Instr Formats & Modes, Programming the Basic Computer
  4. Paper 2 | Analog And Digital Communication: Introduction to Communication Systems & Random Signals, Analog Communication Systems, Information Theory & Digital Communication Fundamentals, Digital Modulation & Detection Techniques, Error Control, Synchronization & Multiple Access Techniques
  5. Paper 2 | Programming in C: C Fundamentals, Control Flow, Functions, Arrays & Pointers, Storage Classes, Structures & Enums, DMA, Macros, Scoping & File Handling
  6. Paper 2 | Data Structures And Programming: Introduction to DS, Array, Stack, Queue, Linked List, Tree, Graphs, Hashing, Java, OOPS with C++, Java Fundamentals, Array, String, IO & References
  7. Paper 2 | Algorithms: Algorithm Analysis, Sorting Algorithms, Time Complexity Analysis, Greedy Algorithms, Dynamic Programming, Minimum Spanning Trees, Shortest Path Algos
  8. Paper 2 | Compiler Design: Intro to Compilers, Lexical Analysis, Grammar & CFG, Syntax Analysis: Top-Down, Syntax Analysis: Bottom-Up, Semantic Analysis & SDT, Intermediate Code Gen, Code Optimization, Run Time Environment
  9. Paper 2 | Operating System: Introduction to OS, Process Management, CPU Scheduling, Process Synchronization, Threads & Process Creation, Deadlock, Memory Management, Virtual Memory, Disc Scheduling, File Management, Unix OS, Linux OS
  10. Paper 2 | Databases: Basics of DBMS, ER Diagram, Relational Model & Functional Dependencies, Keys & Integrity Constraints, Normalization (1NF - BCNF), Decomposition Properties & 4NF, Relational Algebra, SQL, Relational Calculus, File Organization & Indexing, Transaction Management, Concurrency Control
  11. Paper 2 | Information Systems and Software Engineering: Fundamentals of Software Engineering, Software Requirements and Quality Assurance, Software Design, Estimation and Metrics, Software Testing, Software Maintenance and Configuration Management
  12. Paper 2 | Computer Networks: Introduction to CN, Data Communication, DLL: Access Control, DLL: Flow Control, DLL: Error Control, DLL: Framing, Data Link Layer - Ethernet, Net Layer: IPv4 & Proto, Net Layer: IP Addressing, Net Layer:Routing Protocol, Transport Layer Services, TL: Congestion & UDP, Application Layer, Hardware Basics
  13. Paper 2 | Internet & Web Technologies: Website, Browser & Services, Internet Fundamentals, Web Design & Development, Protocols & Services, Web Publishing & Hosting, Server Side & Security, Emerging Technologies, HTML Basics, JavaScript-Basics, CSS, XML, HTML5
  14. Paper 2 | Cyber Security And Emerging Technologies: Emerging Tech Trends
  15. Paper 2 | Cloud Technology: Cloud Computing
  16. Paper 2 | Probability and statistics: Probability, Statistics
  17. Paper-1 English: Vocabulary, Preposition, Articles, Comprehension / Reading Comprehension / Unseen Passages (Critical Reasoning) (Paragraph Questions), Sentence Re-arrangements (Para Jumbles) (Narrative Sequencing), Sentence Correction (Error Correction), Sentence Completion (Fill in the blanks), Cloze Test (Cloze Passage), Sentence Construction
  18. Paper 1 General Mental Ability & Logical reasoning: Ratio and Proportion (Ratios), Divisibility Rules, Data Interpretation, Mixture and Alligation, Permutation and Combination, Logarithm, Number System, HCF LCM, Sequence and Series (Series), Speed Time and Distance, Series (Number and Letter Series) (Numerical Relations and Reasoning), Coding Decoding, Data Sufficiency, Non Verbal Reasoning (Spatial Aptitude) (Spatial Reasoning) (Visual Reasoning), Percentage, Average, Powers and Exponents (Surds and Indices), Algebra, Profit and Loss, Simple Interest and Compound Interest, Time and Work, Pipe and Cistern, Mensuration and Geometry, Mental Ability, Age Problems, Partnership, Arithmetic, Speed Mathematics and Basic Mathematics, Syllogisms, Deductive and Inductive Reasoning (Logical Deduction and Induction) (Prepositional Reasoning), Seating Arrangements, Blood Relations, Directions (Direction Test), Analytical Reasoning (Counting Figures Reasoning), Puzzle Solving (Puzzles), Calendar, Clock, Cubes & Dices, Selection Decision Table (Decision Making), Logical Sequence Of Words, Venn Diagram, Analogy
  19. Paper-1 General Knowledge & Current Affairs: State Wise GK, History, Geography, GK- Current Affairs, Static General Knowledge
  20. Full Length Mock Test:
AI summary & chapters

AI Summary

An AI-generated summary of this video lecture.

This educational video provides a foundational overview of Addressing Modes within computer architecture. The instructor starts by defining addressing mode as the mechanism that specifies the various possible ways a processor can reference an operand during instruction execution. A critical concept introduced is the "Effective address," defined as the final memory address where the operand is actually stored. The lecture further breaks down the calculation of this effective address into two distinct categories: non-computable addressing and computable addressing, which involves arithmetic operations. The second half of the lecture shifts focus to the design considerations, outlining specific criteria that different addressing modes must satisfy to be effective in a computing system.

Chapters

  1. 0:00 – 2:00 00:00-02:00

    The instructor begins the lesson by presenting the title "Addressing Mode" at the top of the slide. He reads and underlines the definition: "It specifies the different ways possible in which reference to the operand can be made." He then defines "Effective address" as the final address of the location where the operand is stored. To clarify this, he explains that the calculation of the effective address can be done in two ways: "Non-computable addressing" and "Computable addressing (which involve arithmetic's)." Visually, the instructor draws a simple diagram of a memory block containing an "operand" and writes "EA" with an arrow pointing to it, illustrating that the Effective Address points directly to the data. He underlines key phrases on the slide to emphasize the core definitions, specifically circling "Effective address" to draw attention to its importance in the calculation process.

  2. 2:00 – 4:52 02:00-04:52

    The lecture progresses to a new slide titled "Criteria for different addressing mode." The instructor lists five essential criteria that addressing modes should ideally meet. These include: "It should be fast," "The length of the instruction must be small," "They should support pointers," "They should support looping constructs, indexing of data structure," and "Program relocation." As he discusses each point, he places a red checkmark next to it on the slide. To illustrate the concept of instruction length, he draws a long rectangular box divided into sections, representing the structure of an instruction. He emphasizes that while supporting complex features like pointers and indexing is important, the instruction length must remain small to ensure efficiency and speed. He also underlines "Program relocation" to highlight its significance in memory management.

The video effectively bridges the gap between theoretical definitions and practical design constraints. It first establishes the fundamental mechanics of how operands are located in memory through the concept of Effective Address, distinguishing between simple and arithmetic-based calculations. It then contextualizes these mechanics by explaining the engineering trade-offs involved in selecting addressing modes. The criteria discussed—speed, instruction size, and support for high-level programming features like loops and pointers—highlight the balance between hardware complexity and software flexibility. This progression helps students understand not just *how* addressing works, but *why* certain modes are preferred in different architectural contexts. The instructor uses visual aids like diagrams and checkmarks to reinforce these abstract concepts, making the material more accessible for exam preparation. Understanding these criteria is crucial for optimizing code performance and memory usage in real-world applications.

Loading lesson…