Course module
Paper 2 | Unit 2 | Computer System Architecture — MP SET Computer Science (Paper 1 + Paper 2)
Explore the module outline and lessons below. Enroll free to begin studying here.
Return to /learn/MP-SET-COMPUTER-SCIENCE/unit-2-computer-system-architecture after enrolling
- Lessons
- 333
- Duration
- 30 hr 2 min
- PYQs
- 3
- Practice
- 800
Syllabus index
Lessons in this module
Logic Gates & Hardware
Evolution, NOT, OR & AND Gates
Universal Gates: NAND & NOR
Combinational Circuit
Adders & Subtractors
- Adders & SubtractorsPdf
- Basics of combinational circuitDrm Video
- Fundamental of AddersDrm Video
- Half AdderDrm Video
- Full AdderDrm Video
- Implementing Full Adder Using Half AdderDrm Video
- Half SubtractorDrm Video
- Full SubtractorDrm Video
- Four-bit Parallel-Ripple Adder-SubractorDrm Video
- Four-bit Parallel Adder Ripple AdderDrm Video
CLA & Arithmetic Logic
Multiplexers (MUX)
DeMux, Decoder & Encoder
- DeMux , Decoder & EncoderPdf
- Basics of DeMultiplexerDrm Video
- Implementing 1x2 DeMultiplexerDrm Video
- Implementing 1x4 DeMultiplexerDrm Video
- DEMux_practice_questionDrm Video
- Basics of DecoderDrm Video
- Implementing 1x2 DecoderDrm Video
- Implementing 2x4 DecoderDrm Video
- Understanding Decoder ApplicationDrm Video
- Decoder ExpansionDrm Video
- DecodersDrm Video
- Decoder_Practice_QuestionDrm Video
- DecoderDrm Video
- Understanding EncoderDrm Video
- Implementing 2x1 EncoderDrm Video
- Priority EncoderDrm Video
Sequential Circuits
Seq. Logic & Latches
Flip-Flops & Conversion
Sync Counter Analysis
Sync Counter Design
Ripple (Async) Counters
- Ripple (Async Counters)Pdf
- Ripple and Asynchronious CounterDrm Video
- Ripple and Asynchronous Counter FurtherDrm Video
- Ripple and Asynchronous Counter Using ClockDrm Video
- Synchronous Vs Asynchronous CounterDrm Video
- Self-Staring And Free-Running CounterDrm Video
- Restricted Mode CounterDrm Video
- Restricted Mode Counter furtherDrm Video
Shift Registers
Ring & Johnson Counters
Number System
Number System Fundamentals
General Base Conversion
Binary, Octal & Hex
Number Representation
Basics to 1s Complement
2s Complement & Math
Floating Point Rep
Floating Point Basics
IEEE 754 Standards
Booth’s Algorithm
Basics of COA
Introduction, H/W & S/W
Input Output Devices
Basics of Memory
Evolution & History
Computer Classification & Flynn’s Taxonomy
CPU Organization Basics
Instruction Set Architecture (ISA) & Design
Encoding Schemes
Types of Software
Register Transfer and Microoperations
Register & Bus Organization
- Register and Bus OrganizationPdf
- Demo: Basic DefinitionStandard Video
- Basic DefinitionDrm Video
- RegisterDrm Video
- Register Transfer LanguageDrm Video
- Register Transfer Part -1Drm Video
- Register Transfer Part-2Drm Video
- Types of Micro-operationsDrm Video
- Bus and Memory TransfersDrm Video
- Three-State Bus BufferDrm Video
- Memory TransferDrm Video
Data Manipulation Micro-Operations
Programming the Basic Computer
8085 & 8086 Basics
Computer Instruction
Assembly & Assembler Design
Program Control & I/O Handling
Instr Formats & Modes
Instruction Structure
Basic Addressing Modes
Complex & Rel Modes
Control Unit Design
Instruction Types
Hardwired & Microprogrammed CU
RISC vs CISC Arch
Pipelining
Pipelining Basics
Performance & Speedup
Structural & Control Hazards
Data Hazards & Soln
Input Output Organisation
Interface & Addressing
Programmed IO
Interrupt Driven IO
Direct Memory Access DMA
Disk Structure & Address
Cache Memory Organization
Hierarchy & Locality
Units & Cache Mapping Techniques Basics
Direct Mapping
Associative Mapping
Set Associative Mapping
Cache Replacement Policies & Miss Types
Memory Organisation & Performance
Coherence & Write Policy
Multiprocessors
Multiprocessor Fundamentals
Multiprocessor Classification
Interprocessor Communication Unit
Module lessons
Previous-year questions
Explore the course
Previous modulePaper 2 | Unit 1 | Discrete Structures and OptimizationNext modulePaper 2 | Unit 3 | Programming Languages and Computer Graphics
- Paper - 1 | Unit - 1 | Teaching Aptitude
- Paper - 1 | Unit - 2 | Research Aptitude
- Paper - 1 | Unit - 3 | Comprehension
- Paper - 1 | Unit - 4 | Communication
- Paper - 1 | Unit - 5 | Mathematical Reasoning and Aptitude
- Paper - 1 | Unit - 6 | Logical Reasoning
- Paper - 1 | Unit - 7 | Data Interpretation
- Paper - 1 | Unit - 8 | Information and Communication Technology
- Paper - 1 | Unit - 9 | People Development and Environment
- Paper - 1 | Unit - 10 | Higher Education System
- Paper 2 | Unit 1 | Discrete Structures and Optimization
- Paper 2 | Unit 3 | Programming Languages and Computer Graphics
- Paper 2 | Unit 4 | Database Management Systems
- Paper 2 | Unit 5 | System Software and Operating System
- Paper 2 | Unit 6 | Software Engineering
- Paper 2 | Unit 7 | Data Structures and Algorithms
- Paper 2 | Unit 8 | Theory of Computation and Compilers
- Paper 2 | Unit 9 | Data Communication and Computer Networks
- Paper 2 | Unit 10 | Artificial Intelligence
- Full Notes
- Paper 1 | Full Mock Tests
- Paper 2 | Full Mock Tests
- Paper 1 | Previous Year Papers
- Paper 2 | Previous Year Papers