A 32-bit adder is formed by cascading 4-bit CLA adders. The gate delays…
ISRO Scientist/Engineer SC · December 2017 · Computer Science
A 32-bit adder is formed by cascading 4-bit CLA adders. The gate delays (latency) for getting the sum bits is
- A.
16
- B.
18
- C.
17
- D.
19
Attempted by 305 students.
Sign up free to check your answer
Sign up freeLoading lesson…