Understanding Counting of a Flip Flop Part-1

Duration: 6 min

This video lesson is available to enrolled students.

Return to /learn/COAL-INDIA-MANAGEMENT-TRAINEE/digital-logic/sequential-circuits/sync-counter-analysis/asset-understanding-counting-of-a-flip-flop-part-1 after enrolling

Inside: a video lesson and guided study material.

Module outline

  1. About Course: About the Course
  2. Paper-2 | Programming & Data Structures: C Fundamentals, Control Flow, Functions, Arrays & Pointers, Storage Classes, Structures & Enums, DMA, Macros, Scoping & File Handling, Introduction to DS, Array, Stack, Queue, Linked List, Tree, Graphs, Hashing
  3. Paper-2 | Databases / DBMS & SQL: Basics of DBMS, ER Diagram, Relational Model & Functional Dependencies, Keys & Integrity Constraints, Normalization (1NF - BCNF), Decomposition Properties & 4NF, File Organization & Indexing, Relational Algebra, SQL, Relational Calculus, Transaction Management, Concurrency Control
  4. Paper-2 | Algorithms: Algorithm Analysis, Time Complexity Analysis, Sorting Algorithms, Greedy Algorithms, Dynamic Programming, Minimum Spanning Trees, Shortest Path Algos
  5. Paper-2 | Computer Networks & Security: Introduction to CN, Data Communication, DLL: Access Control, DLL: Flow Control, DLL: Error Control, DLL: Framing, Data Link Layer - Ethernet, Net Layer: IPv4 & Proto, Net Layer: IP Addressing, Net Layer:Routing Protocol, Transport Layer Services, TL: Congestion & UDP, Application Layer, Hardware Basics, Network Access Technologies, Network Security
  6. Paper-2 | Digital Logic: Digital Systems & Boolean Basics, Logic Gates & Hardware, Boolean Expression, Boolean Minimization, Combinational Circuit, Sequential Circuits, Number System, Number Representation, Floating Point Rep
  7. Paper-2 | Operating System: Introduction to OS, Process Management, CPU Scheduling, Process Synchronization, Threads & Process Creation, Deadlock, Memory Management, Virtual Memory, Disc Scheduling, File Management
  8. Paper-2 | Theory of Computation: Introduction to TOC, Deterministic FA (DFA), Non-Deterministic FA, Regular Expressions, Grammar, Regular Language Properties, Moore & Mealy Machines, Pushdown Automata & CFG, Turing Machines
  9. Paper-2 | Computer Organization & Architecture: Basics of COA, Cache Memory Organization, Input Output Organisation, Pipelining, Instr Formats & Modes, Control Unit Design, Programming the Basic Computer
  10. Paper-2 | Compiler Design: Intro to Compilers, Lexical Analysis, Grammar & CFG, Syntax Analysis: Top-Down, Syntax Analysis: Bottom-Up, Semantic Analysis & SDT, Intermediate Code Gen, Code Optimization, Run Time Environment
  11. Paper-1 | General Awareness: Polity, Physics, Biology, Chemistry, Static General Knowledge, GK- Current Affairs, History, Geography, Indian Economy, Environment
  12. Paper-1 | Logical Reasoning: Series (Number and Letter Series) (Numerical Relations and Reasoning), Coding Decoding, Non Verbal Reasoning (Spatial Aptitude) (Spatial Reasoning) (Visual Reasoning), Data Interpretation, Blood Relations, Syllogisms, Deductive and Inductive Reasoning (Logical Deduction and Induction) (Prepositional Reasoning), Selection Decision Table (Decision Making), Clock, Calendar, Cubes & Dices, Directions (Direction Test), Analogy, Seating Arrangements, Analytical Reasoning (Counting Figures Reasoning)
  13. Paper-1 | Quantitative Aptitude: Ratio and Proportion (Ratios), Mixture and Alligation, Permutation and Combination, Number System, HCF LCM, Speed Time and Distance, Average, Age Problems, Percentage, Profit and Loss, Time and Work, Pipe and Cistern, Simple Interest and Compound Interest, Powers and Exponents (Surds and Indices), Mensuration and Geometry, Probability, Statistics, Arithmetic, Algebra
  14. Paper-1 | English: Vocabulary, Comprehension / Reading Comprehension / Unseen Passages (Critical Reasoning) (Paragraph Questions), Sentence Re-arrangements (Para Jumbles) (Narrative Sequencing), Sentence Correction (Error Correction), Sentence Completion (Fill in the blanks), Sentence Construction, Cloze Test (Cloze Passage)
  15. Coal India Previous Year Paper:
  16. Engineering Mathematics: Set Theory, Relations, Functions, Graph Theory, Group Theory, Propositional and Predicate Logic, Linear Algebra, Calculus
  17. Coal India Mock Test:
AI summary & chapters

AI Summary

An AI-generated summary of this video lecture.

The video lecture explains how to determine the counting sequence of a digital counter circuit composed of a JK flip-flop and a T flip-flop. The instructor begins by writing the characteristic equations for both flip-flop types. He then analyzes the circuit diagram to derive the input equations for each flip-flop based on their connections. By substituting these inputs into the characteristic equations, he establishes the next state logic. Finally, he constructs a state table and traces the sequence of states starting from 00, revealing a non-standard counting sequence of 0, 2, 1, 3.

Chapters

  1. 0:00 – 2:00 00:00-02:00

    The lecture starts with the problem statement: 'Find out the counting sequence for the counter below.' The instructor writes the characteristic equation for a JK Flip Flop ($Q_{n+1} = Jar{Q}_n + ar{K}Q_n$) and a T Flip Flop ($Q_{n+1} = T \oplus Q_n$). He identifies the circuit components, labeling the JK flip-flop as the LSB ($Q_0$) and the T flip-flop as the MSB ($Q_1$). He sets up a state table with columns for Present State ($Q_{1P}, Q_{0P}$) and Next State ($Q_{1N}, Q_{0N}$).

  2. 2:00 – 5:00 02:00-05:00

    The instructor analyzes the circuit connections to find the input equations. For the T flip-flop ($Q_1$), the input $T_1$ is connected to +5V (Logic 1), leading to the equation $Q_{1N} = 1 \oplus Q_{1P} = \overline{Q_{1P}}$. For the JK flip-flop ($Q_0$), he observes that both $J_0$ and $K_0$ are connected to the output $Q_1$. This results in the equation $Q_{0N} = Q_{1P} \oplus Q_{0P}$. He writes these derived equations on the board and begins filling the state table.

  3. 5:00 – 6:09 05:00-06:09

    The instructor completes the state analysis to find the counting sequence. Starting from the initial state 00 ($Q_1=0, Q_0=0$), he calculates the next states: 00 transitions to 10, which transitions to 01, then to 11, and finally back to 00. He draws a sequence diagram showing the path 0 -> 2 -> 1 -> 3 -> 0, confirming the non-standard binary counting order of the circuit.

The lesson systematically breaks down the analysis of a mixed flip-flop counter. By first establishing the fundamental characteristic equations for JK and T flip-flops, the instructor creates a framework for analysis. He then maps the physical circuit connections to logical input equations, specifically noting that $T_1=1$ and $J_0=K_0=Q_1$. This leads to the next state functions $Q_{1N} = ar{Q}_{1P}$ and $Q_{0N} = Q_{1P} \oplus Q_{0P}$. The final step involves iterating through the state table to trace the sequence, demonstrating that the circuit counts in the order 0, 2, 1, 3 rather than the standard binary sequence.

Loading lesson…