Hardwired Control Unit
Duration: 9 min
This video lesson is available to enrolled students.
Inside: a video lesson and guided study material.
Module outline
- About Course: About the Course
- Paper-2 | Programming & Data Structures: C Fundamentals, Control Flow, Functions, Arrays & Pointers, Storage Classes, Structures & Enums, DMA, Macros, Scoping & File Handling, Introduction to DS, Array, Stack, Queue, Linked List, Tree, Graphs, Hashing
- Paper-2 | Databases / DBMS & SQL: Basics of DBMS, ER Diagram, Relational Model & Functional Dependencies, Keys & Integrity Constraints, Normalization (1NF - BCNF), Decomposition Properties & 4NF, File Organization & Indexing, Relational Algebra, SQL, Relational Calculus, Transaction Management, Concurrency Control
- Paper-2 | Algorithms: Algorithm Analysis, Time Complexity Analysis, Sorting Algorithms, Greedy Algorithms, Dynamic Programming, Minimum Spanning Trees, Shortest Path Algos
- Paper-2 | Computer Networks & Security: Introduction to CN, Data Communication, DLL: Access Control, DLL: Flow Control, DLL: Error Control, DLL: Framing, Data Link Layer - Ethernet, Net Layer: IPv4 & Proto, Net Layer: IP Addressing, Net Layer:Routing Protocol, Transport Layer Services, TL: Congestion & UDP, Application Layer, Hardware Basics, Network Access Technologies, Network Security
- Paper-2 | Digital Logic: Digital Systems & Boolean Basics, Logic Gates & Hardware, Boolean Expression, Boolean Minimization, Combinational Circuit, Sequential Circuits, Number System, Number Representation, Floating Point Rep
- Paper-2 | Operating System: Introduction to OS, Process Management, CPU Scheduling, Process Synchronization, Threads & Process Creation, Deadlock, Memory Management, Virtual Memory, Disc Scheduling, File Management
- Paper-2 | Theory of Computation: Introduction to TOC, Deterministic FA (DFA), Non-Deterministic FA, Regular Expressions, Grammar, Regular Language Properties, Moore & Mealy Machines, Pushdown Automata & CFG, Turing Machines
- Paper-2 | Computer Organization & Architecture: Basics of COA, Cache Memory Organization, Input Output Organisation, Pipelining, Instr Formats & Modes, Control Unit Design, Programming the Basic Computer
- Paper-2 | Compiler Design: Intro to Compilers, Lexical Analysis, Grammar & CFG, Syntax Analysis: Top-Down, Syntax Analysis: Bottom-Up, Semantic Analysis & SDT, Intermediate Code Gen, Code Optimization, Run Time Environment
- Paper-1 | General Awareness: Polity, Physics, Biology, Chemistry, Static General Knowledge, GK- Current Affairs, History, Geography, Indian Economy, Environment
- Paper-1 | Logical Reasoning: Series (Number and Letter Series) (Numerical Relations and Reasoning), Coding Decoding, Non Verbal Reasoning (Spatial Aptitude) (Spatial Reasoning) (Visual Reasoning), Data Interpretation, Blood Relations, Syllogisms, Deductive and Inductive Reasoning (Logical Deduction and Induction) (Prepositional Reasoning), Selection Decision Table (Decision Making), Clock, Calendar, Cubes & Dices, Directions (Direction Test), Analogy, Seating Arrangements, Analytical Reasoning (Counting Figures Reasoning)
- Paper-1 | Quantitative Aptitude: Ratio and Proportion (Ratios), Mixture and Alligation, Permutation and Combination, Number System, HCF LCM, Speed Time and Distance, Average, Age Problems, Percentage, Profit and Loss, Time and Work, Pipe and Cistern, Simple Interest and Compound Interest, Powers and Exponents (Surds and Indices), Mensuration and Geometry, Probability, Statistics, Arithmetic, Algebra
- Paper-1 | English: Vocabulary, Comprehension / Reading Comprehension / Unseen Passages (Critical Reasoning) (Paragraph Questions), Sentence Re-arrangements (Para Jumbles) (Narrative Sequencing), Sentence Correction (Error Correction), Sentence Completion (Fill in the blanks), Sentence Construction, Cloze Test (Cloze Passage)
- Coal India Previous Year Paper:
- Engineering Mathematics: Set Theory, Relations, Functions, Graph Theory, Group Theory, Propositional and Predicate Logic, Linear Algebra, Calculus
- Coal India Mock Test:
AI summary & chapters
AI Summary
An AI-generated summary of this video lecture.
The lecture focuses on the design and analysis of a hardwired control unit for a hypothetical computer system. The instructor begins by presenting a problem involving three 8-bit registers (A, B, C) and two instructions (I1, I2). A table outlines the required control signals for four micro-operations (T1 through T4). The core of the lesson involves deriving Boolean expressions for each control signal based on the table. The instructor then demonstrates how to implement these expressions using logic gates. Finally, the lecture transitions to the limitations of hardwired control and introduces the concept of a micro-programmed control unit as a more flexible alternative.
Chapters
0:00 – 2:00 00:00-02:00
The instructor introduces a specific problem statement displayed on the screen: "Q Consider a hypothetical control unit implemented by hardware it uses three, 8-bits register A, B, C." He presents a table detailing the control signals required for micro-operations T1, T2, T3, T4 under instructions I1 and I2. He begins the derivation process by focusing on the signal Ain. He identifies the specific rows in the table where Ain is active, which are T1 under I1, T4 under I1, T3 under I2, and T4 under I2. He writes the initial Boolean expression on the whiteboard: Ain = I1 T1 + I1 T4 + I2 T3 + I2 T4. This establishes the method of summing the minterms where the signal is asserted.
2:00 – 5:00 02:00-05:00
Continuing the derivation, the instructor writes out the Boolean expressions for the remaining control signals. For Aout, he identifies the active conditions and writes Aout = I1 T4 + I2 T1 + I2 T2. He proceeds to list the other signals: Bin, Bout, Cin, Cout. To visualize the hardware implementation, he draws a logic diagram. This diagram includes a Sequence Counter (SC) and timing signals (T0 to T3) feeding into AND gates. The outputs of these gates are then combined using OR gates to generate the final control signals. He explains that the wiring of these logic elements determines the sequence of operations, which is the defining characteristic of a hardwired control unit. The diagram shows how the instruction decoder and timing signals interact to produce the necessary control lines for the registers.
5:00 – 8:42 05:00-08:42
The lecture shifts to a theoretical discussion about the nature of hardwired control. Text on the screen states, "The sequence of the operation carried out by this machine is determined by the wiring of the logic elements and hence named as 'hardwired'." The instructor highlights a key limitation: "any modification to the design require re-design & re-connection of H/W component." He explains that this lack of flexibility makes hardwired control unsuitable for complex or frequently changing designs. To resolve this, he introduces the "Micro-programmed control unit." He notes that the idea was introduced by Maurice Wilkes in 1951. The screen displays text explaining that microprograms are sequences of microinstructions stored in special control memory. The main advantage is the simplicity of structure and the ability to easily replace outputs. The instructor explains that binary patterns of control signals are stored in control memory, and hardware generates the signals after accessing a word from memory.
The video provides a comprehensive look at control unit design, moving from a concrete example to abstract concepts. It starts with the practical task of deriving control logic from a micro-operation table, showing how Boolean algebra translates to physical wiring. It then critically evaluates this hardwired approach, pointing out its rigidity. Finally, it offers the micro-programmed solution, which replaces complex wiring with stored instructions, thereby solving the flexibility problem. This progression effectively contrasts the two major methods of control unit implementation.