8085 Functional Units

Duration: 10 min

This video lesson is available to enrolled students.

Return to /learn/CDAC-C-CAT-COMPLETE-PREPARATION/section-c-computer-architecture/programming-the-basic-computer/8085-8086-basics/asset-8085-functional-units after enrolling

Inside: a video lesson and guided study material.

Module outline

  1. Section A | English: Vocabulary, Comprehension / Reading Comprehension / Unseen Passages (Critical Reasoning) (Paragraph Questions), Preposition, Sentence Correction (Error Correction), Sentence Completion (Fill in the blanks), Articles, Sentence Re-arrangements (Para Jumbles) (Narrative Sequencing), Verbal Analogy (Word Based Analogy)
  2. Section A | Quant Aptitude: Ratio and Proportion (Ratios), Mixture and Alligation, Permutation and Combination, Number System, HCF LCM, Sequence and Series (Series), Speed Time and Distance, Arithmetic, Algebra, Powers and Exponents (Surds and Indices), Average, Age Problems, Percentage, Profit and Loss, Partnership, Time and Work, Simple Interest and Compound Interest, Mensuration and Geometry, Probability, Pipe and Cistern
  3. Section A | Reasoning: Series (Number and Letter Series) (Numerical Relations and Reasoning), Coding Decoding, Data Sufficiency, Calendar, Clock, Blood Relations, Directions (Direction Test), Seating Arrangements, Ranking, Order and Sequence, Puzzle Solving (Puzzles)
  4. Section B | C Programming: C Programming by Yash Sir, Coding Questions by Yash Sir
  5. Section B | Data Structures: Algorithm Analysis, Greedy Algorithms, Time Complexity Analysis, Sorting Algorithms, Introduction to DS, Array, Stack, Queue, Linked List, Tree, Graphs
  6. Section B | OOP (C++): Object Oriented Programming (OOPS), Programming in C++
  7. Section B | OS: Introduction to OS, Process Management, CPU Scheduling, Process Synchronization, Threads & Process Creation, Deadlock, Memory Management, Virtual Memory, Disc Scheduling, File Management, Windows OS
  8. Section B | Networking: Introduction to CN, Data Communication, DLL: Access Control, DLL: Flow Control, DLL: Error Control, DLL: Framing, Data Link Layer - Ethernet, Net Layer: IPv4 & Proto, Net Layer: IP Addressing, Net Layer:Routing Protocol, Transport Layer Services, TL: Congestion & UDP, Application Layer, Hardware basics
  9. Section B | AI & Big Data Basics: AI & ML by Arun Sir, Big Data Systems
  10. Section C | Digital Electronics: Digital Systems & Boolean Basics, Logic Gates & Hardware, Boolean Expression, Boolean Minimization, Combinational Circuit, Sequential Circuits, Number System, Number Representation, Analog-Digital Conversion
  11. Section A, C | Comp. Fundamentals, COA: Basics of COA, Floating Point Rep, Cache Memory Organization, Input Output Organisation, Pipelining, Instr Formats & Modes, Control Unit Design, Register Transfer and Microoperations, Multiprocessors, Programming the Basic Computer
  12. MOCK TEST:
AI summary & chapters

AI Summary

An AI-generated summary of this video lecture.

This educational video provides a detailed breakdown of the 8085 microprocessor's architecture, specifically focusing on its internal functional units and external pin configuration. The instructor systematically explains the roles of the Arithmetic Logic Unit (ALU), various registers, and control units, using on-screen text and hand-drawn annotations to clarify their functions. The lecture progresses from logical components like the Program Counter and Stack Pointer to the specific status flags and finally to the physical pinout diagram, offering a complete overview of the microprocessor's operation and hardware interface. Key concepts include the distinction between general purpose and special registers, the mechanism of register pairing for 16-bit operations, and the specific functions of the five status flags used in conditional branching.

Chapters

  1. 0:00 – 2:00 00:00-02:00

    The session opens with a slide titled "Main Functional Units," listing components such as the Arithmetic Logic Unit (ALU), Accumulator, and General Purpose Registers. The instructor underlines "Arithmetic Logic Unit (ALU)" and writes "Calculation" beside it to emphasize its role in performing arithmetic and logical operations. He explains that the Accumulator stores intermediate results during execution. The General Purpose Registers (B, C, D, E, H, L) are described as temporary storage for data manipulation. The Program Counter (PC) is highlighted as holding the address of the next instruction, with the instructor writing "I1, I2" to represent instruction addresses. The Stack Pointer (SP) is explained using a hand-drawn stack diagram, illustrating how it points to the top of the stack in memory for LIFO operations. He also briefly mentions the Instruction Register & Decoder, which decodes instructions for execution, and the Timing & Control Unit, which controls execution and synchronization.

  2. 2:00 – 5:00 02:00-05:00

    The lecture continues with the "Instruction Register & Decoder," where the instructor circles the text and writes "OP R1 R2" to show the breakdown of an instruction into an opcode and operands. He then moves to the "General Purpose Registers" section, underlining "B, C, D, E, H, L (8-bit each)" and noting they are used to store temporary data. A key concept introduced is "Register Pairing (BC, DE, HL)," which is used for 16-bit operations. The "Special Registers" section is then detailed, listing the Accumulator (A) as the main register used by the ALU, the Program Counter (PC) for tracking the next instruction address, and the Stack Pointer (SP) for subroutine calls and interrupts. The Flag Register is also introduced as indicating the status of operations.

  3. 5:00 – 9:45 05:00-09:45

    The final section focuses on the "Flag Register" and "Major Pin Categories." The slide states that the 8085 contains 5 flags that indicate result status. The instructor underlines each flag: Sign (S) for negative results, Zero (Z) when the result is zero, Auxiliary Carry (AC) for BCD operations, Parity (P) for even/odd parity, and Carry (CY) for carry or borrow. He notes that flags help in conditional branching. The video then transitions to a pinout diagram of the 8085 chip. The instructor highlights the Address Bus (A8-A15) which carries higher 8 bits of address and the Multiplexed Address/Data Bus (AD0-AD7) for lower address and data. He circles the Vcc pin (pin 40) and writes "+5V" to indicate the power supply. Finally, he categorizes pins into Control Signals (RD, WR, ALE), Interrupt Pins (TRAP, RST7.5, etc.), and Power Supply Pins.

The video effectively bridges the logical architecture of the 8085 microprocessor with its physical implementation. By starting with functional units like the ALU and registers, the instructor establishes how data is processed and stored logically within the CPU. The transition to the Flag Register and pinout diagram grounds these abstract concepts in the physical hardware, explaining how status is tracked and how the chip interfaces with the outside world through specific pins for addressing, control, and power. This progression from internal logic to external connectivity provides a complete picture of the microprocessor's operation, essential for understanding its role in computer systems and embedded applications. The detailed explanation of the pinout, including the multiplexed bus and interrupt lines, highlights the complexity of interfacing the 8085 with memory and I/O devices.

Loading lesson…