2 Address

Duration: 3 min

This video lesson is available to enrolled students.

Return to /learn/CDAC-C-CAT-COMPLETE-PREPARATION/section-c-computer-architecture/instr-formats-modes/instruction-structure/asset-2-address after enrolling

Inside: a video lesson and guided study material.

Module outline

  1. Section A | English: Vocabulary, Comprehension / Reading Comprehension / Unseen Passages (Critical Reasoning) (Paragraph Questions), Preposition, Sentence Correction (Error Correction), Sentence Completion (Fill in the blanks), Articles, Sentence Re-arrangements (Para Jumbles) (Narrative Sequencing), Verbal Analogy (Word Based Analogy)
  2. Section A | Quant Aptitude: Ratio and Proportion (Ratios), Mixture and Alligation, Permutation and Combination, Number System, HCF LCM, Sequence and Series (Series), Speed Time and Distance, Arithmetic, Algebra, Powers and Exponents (Surds and Indices), Average, Age Problems, Percentage, Profit and Loss, Partnership, Time and Work, Simple Interest and Compound Interest, Mensuration and Geometry, Probability, Pipe and Cistern
  3. Section A | Reasoning: Series (Number and Letter Series) (Numerical Relations and Reasoning), Coding Decoding, Data Sufficiency, Calendar, Clock, Blood Relations, Directions (Direction Test), Seating Arrangements, Ranking, Order and Sequence, Puzzle Solving (Puzzles)
  4. Section B | C Programming: C Programming by Yash Sir, Coding Questions by Yash Sir
  5. Section B | Data Structures: Algorithm Analysis, Greedy Algorithms, Time Complexity Analysis, Sorting Algorithms, Introduction to DS, Array, Stack, Queue, Linked List, Tree, Graphs
  6. Section B | OOP (C++): Object Oriented Programming (OOPS), Programming in C++
  7. Section B | OS: Introduction to OS, Process Management, CPU Scheduling, Process Synchronization, Threads & Process Creation, Deadlock, Memory Management, Virtual Memory, Disc Scheduling, File Management, Windows OS
  8. Section B | Networking: Introduction to CN, Data Communication, DLL: Access Control, DLL: Flow Control, DLL: Error Control, DLL: Framing, Data Link Layer - Ethernet, Net Layer: IPv4 & Proto, Net Layer: IP Addressing, Net Layer:Routing Protocol, Transport Layer Services, TL: Congestion & UDP, Application Layer, Hardware basics
  9. Section B | AI & Big Data Basics: AI & ML by Arun Sir, Big Data Systems
  10. Section C | Digital Electronics: Digital Systems & Boolean Basics, Logic Gates & Hardware, Boolean Expression, Boolean Minimization, Combinational Circuit, Sequential Circuits, Number System, Number Representation, Analog-Digital Conversion
  11. Section A, C | Comp. Fundamentals, COA: Basics of COA, Floating Point Rep, Cache Memory Organization, Input Output Organisation, Pipelining, Instr Formats & Modes, Control Unit Design, Register Transfer and Microoperations, Multiprocessors, Programming the Basic Computer
  12. MOCK TEST:
AI summary & chapters

AI Summary

An AI-generated summary of this video lecture.

The video lecture explains the 2 Address Instruction format in computer architecture. The instructor displays a slide titled "2 Address Instruction" outlining the structure: Opcode, Op1, and Op2. He emphasizes that the result is stored directly into the first operand (Op1), removing the need for a separate result address. This leads to shorter instruction lengths compared to 3-address instructions, making the system more efficient with fewer registers required. However, he notes a drawback: code optimization is relatively difficult. The lecture concludes with a practical application, demonstrating how to evaluate a mathematical expression using this instruction set.

Chapters

  1. 0:00 – 2:00 00:00-02:00

    The instructor introduces the "2 Address Instruction" format, displaying a table with columns for Opcode, Op1, and Op2. He underlines the text stating that the reference for the result is removed because the opcode1 is used for storing the result. He explains that this format has less length compared to 3-address instructions, making it more efficient with fewer registers required. He also points out that code optimization is relatively difficult in this architecture. He underlines specific phrases like "remove the reference for result" and "opcode1 is used for storing the result" to emphasize the mechanism.

  2. 2:00 – 3:28 02:00-03:28

    The instructor presents a program to evaluate the expression X = (A + B) * (C + D). He analyzes the assembly code line by line, starting with `MOV R1, A` which loads memory A into register R1. He explains `ADD R1, B` adds memory B to R1, storing the sum back in R1. He continues with `MOV R2, C` and `ADD R2, D` to compute the second part of the expression. Finally, `MUL R1, R2` multiplies the contents of R1 and R2, storing the result in R1, and `MOV X, R1` stores the final result in memory location X. He draws brackets to visualize the operation flow, connecting the assembly instructions to their corresponding mathematical operations on the right side of the slide.

The lecture effectively bridges theoretical instruction formats with practical assembly coding. By first defining the 2-address structure and its trade-offs (efficiency vs. optimization difficulty), the instructor sets the stage for understanding how complex expressions are broken down into simple machine operations. The step-by-step walkthrough of the example X = (A + B) * (C + D) solidifies the concept that the first operand acts as both a source and a destination, a crucial distinction for students learning about instruction set architectures. The visual aids, including underlining and bracketing, help clarify the data flow and the specific role of registers R1 and R2 in the computation process.

Loading lesson…