0 Address

Duration: 2 min

This video lesson is available to enrolled students.

Return to /learn/CDAC-C-CAT-COMPLETE-PREPARATION/section-c-computer-architecture/instr-formats-modes/instruction-structure/asset-0-address after enrolling

Inside: a video lesson and guided study material.

Module outline

  1. Section A | English: Vocabulary, Comprehension / Reading Comprehension / Unseen Passages (Critical Reasoning) (Paragraph Questions), Preposition, Sentence Correction (Error Correction), Sentence Completion (Fill in the blanks), Articles, Sentence Re-arrangements (Para Jumbles) (Narrative Sequencing), Verbal Analogy (Word Based Analogy)
  2. Section A | Quant Aptitude: Ratio and Proportion (Ratios), Mixture and Alligation, Permutation and Combination, Number System, HCF LCM, Sequence and Series (Series), Speed Time and Distance, Arithmetic, Algebra, Powers and Exponents (Surds and Indices), Average, Age Problems, Percentage, Profit and Loss, Partnership, Time and Work, Simple Interest and Compound Interest, Mensuration and Geometry, Probability, Pipe and Cistern
  3. Section A | Reasoning: Series (Number and Letter Series) (Numerical Relations and Reasoning), Coding Decoding, Data Sufficiency, Calendar, Clock, Blood Relations, Directions (Direction Test), Seating Arrangements, Ranking, Order and Sequence, Puzzle Solving (Puzzles)
  4. Section B | C Programming: C Programming by Yash Sir, Coding Questions by Yash Sir
  5. Section B | Data Structures: Algorithm Analysis, Greedy Algorithms, Time Complexity Analysis, Sorting Algorithms, Introduction to DS, Array, Stack, Queue, Linked List, Tree, Graphs
  6. Section B | OOP (C++): Object Oriented Programming (OOPS), Programming in C++
  7. Section B | OS: Introduction to OS, Process Management, CPU Scheduling, Process Synchronization, Threads & Process Creation, Deadlock, Memory Management, Virtual Memory, Disc Scheduling, File Management, Windows OS
  8. Section B | Networking: Introduction to CN, Data Communication, DLL: Access Control, DLL: Flow Control, DLL: Error Control, DLL: Framing, Data Link Layer - Ethernet, Net Layer: IPv4 & Proto, Net Layer: IP Addressing, Net Layer:Routing Protocol, Transport Layer Services, TL: Congestion & UDP, Application Layer, Hardware basics
  9. Section B | AI & Big Data Basics: AI & ML by Arun Sir, Big Data Systems
  10. Section C | Digital Electronics: Digital Systems & Boolean Basics, Logic Gates & Hardware, Boolean Expression, Boolean Minimization, Combinational Circuit, Sequential Circuits, Number System, Number Representation, Analog-Digital Conversion
  11. Section A, C | Comp. Fundamentals, COA: Basics of COA, Floating Point Rep, Cache Memory Organization, Input Output Organisation, Pipelining, Instr Formats & Modes, Control Unit Design, Register Transfer and Microoperations, Multiprocessors, Programming the Basic Computer
  12. MOCK TEST:
AI summary & chapters

AI Summary

An AI-generated summary of this video lecture.

The video lecture introduces 0-Address Instructions used in stack-organized computers. The instructor explains that early computers with limited registers utilized an organized stack where the result location is implied at the top of the stack (TOS). Consequently, instructions like ADD and MUL do not require an address field, unlike PUSH and POP which need operands. To evaluate arithmetic expressions, the expression must be converted into Reverse Polish Notation (RPN). The lecture demonstrates this with the expression X = (A + B) * (C + D), showing the corresponding assembly code and stack operations. The instructor notes that while this architecture is simple, it is complex to design and has poor speed.

Chapters

  1. 0:00 – 2:00 00:00-02:00

    The instructor begins by defining 0-Address Instructions, highlighting the slide text: "Early computers which do not have complex circuit like ALU use few registers which are used as organised stack." He explains that in a stack-organized computer, the result location is implied at the top of the stack, so instructions like ADD and MUL do not use an address field. He points out that PUSH and POP instructions, however, need an address field to specify the operand. The slide text states: "To evaluate arithmetic expression in a stack computer, it is necessary to Convert the expression into reverse polish notation." He emphasizes that the name "zero-address" comes from the absence of an address field.

  2. 2:00 – 2:23 02:00-02:23

    The instructor focuses on the example program shown on the slide: `program shows how X = (A + B) * (C + D) will be written`. He points to `PUSH A` and `TOS <- A`, then `PUSH B` and `TOS <- B`. He explains the `ADD` instruction where `TOS <- (A + B)`. He continues with `PUSH C`, `PUSH D`, and the second `ADD` resulting in `TOS <- (C + D)`. Finally, he explains the `MUL` instruction where `TOS <- (C + D) * (A + B)` and the `POP X` instruction which stores the result in memory `M[X] <- TOS`.

The lecture effectively bridges the theoretical definition of 0-Address Instructions with a practical assembly language example. By breaking down the evaluation of X = (A + B) * (C + D), the instructor clarifies how the stack pointer (TOS) manages operands implicitly. The key takeaway is the trade-off: the simplicity of instruction format (no address fields for arithmetic) versus the complexity of design and execution speed.

Loading lesson…