Basics of Memory Organization

Duration: 3 min

This video lesson is available to enrolled students.

Return to /learn/CDAC-C-CAT-COMPLETE-PREPARATION/section-c-computer-architecture/cache-memory-organization/memory-organisation-performance/asset-basics-of-memory-organization after enrolling

Inside: a video lesson and guided study material.

Module outline

  1. Section A | English: Vocabulary, Comprehension / Reading Comprehension / Unseen Passages (Critical Reasoning) (Paragraph Questions), Preposition, Sentence Correction (Error Correction), Sentence Completion (Fill in the blanks), Articles, Sentence Re-arrangements (Para Jumbles) (Narrative Sequencing), Verbal Analogy (Word Based Analogy)
  2. Section A | Quant Aptitude: Ratio and Proportion (Ratios), Mixture and Alligation, Permutation and Combination, Number System, HCF LCM, Sequence and Series (Series), Speed Time and Distance, Arithmetic, Algebra, Powers and Exponents (Surds and Indices), Average, Age Problems, Percentage, Profit and Loss, Partnership, Time and Work, Simple Interest and Compound Interest, Mensuration and Geometry, Probability, Pipe and Cistern
  3. Section A | Reasoning: Series (Number and Letter Series) (Numerical Relations and Reasoning), Coding Decoding, Data Sufficiency, Calendar, Clock, Blood Relations, Directions (Direction Test), Seating Arrangements, Ranking, Order and Sequence, Puzzle Solving (Puzzles)
  4. Section B | C Programming: C Programming by Yash Sir, Coding Questions by Yash Sir
  5. Section B | Data Structures: Algorithm Analysis, Greedy Algorithms, Time Complexity Analysis, Sorting Algorithms, Introduction to DS, Array, Stack, Queue, Linked List, Tree, Graphs
  6. Section B | OOP (C++): Object Oriented Programming (OOPS), Programming in C++
  7. Section B | OS: Introduction to OS, Process Management, CPU Scheduling, Process Synchronization, Threads & Process Creation, Deadlock, Memory Management, Virtual Memory, Disc Scheduling, File Management, Windows OS
  8. Section B | Networking: Introduction to CN, Data Communication, DLL: Access Control, DLL: Flow Control, DLL: Error Control, DLL: Framing, Data Link Layer - Ethernet, Net Layer: IPv4 & Proto, Net Layer: IP Addressing, Net Layer:Routing Protocol, Transport Layer Services, TL: Congestion & UDP, Application Layer, Hardware basics
  9. Section B | AI & Big Data Basics: AI & ML by Arun Sir, Big Data Systems
  10. Section C | Digital Electronics: Digital Systems & Boolean Basics, Logic Gates & Hardware, Boolean Expression, Boolean Minimization, Combinational Circuit, Sequential Circuits, Number System, Number Representation, Analog-Digital Conversion
  11. Section A, C | Comp. Fundamentals, COA: Basics of COA, Floating Point Rep, Cache Memory Organization, Input Output Organisation, Pipelining, Instr Formats & Modes, Control Unit Design, Register Transfer and Microoperations, Multiprocessors, Programming the Basic Computer
  12. MOCK TEST:
AI summary & chapters

AI Summary

An AI-generated summary of this video lecture.

The video lecture covers the fundamental concepts of computer memory organization, specifically focusing on how memory is structured and accessed by the CPU. It begins by categorizing memory organization into two broad types based on access methods: Simultaneous Access and Hierarchical Access. The lecture then delves deeper into Hierarchical Access Memory Organization, detailing the sequential connection of memory levels (Level-1, Level-2, Level-3) and the search process where the CPU checks levels in order. Finally, the instructor derives and explains the mathematical formula for Effective Memory Access Time (EMAT), defining variables for access time, size, cost, and hit rate for each memory level to calculate average access time.

Chapters

  1. 0:00 – 2:00 00:00-02:00

    The session begins with a slide titled 'Memory Organization' which lists bullet points: 'Memory is organized at different levels' and 'CPU may try to access different levels of memory in different ways'. Based on this, the organization is divided into two types: 'Simultaneous Access' and 'Hierarchical Access', illustrated by a branching diagram. The instructor, Sanchit Jain Sir, introduces these concepts as the broad classification for memory systems. He mentions that in simultaneous access, all levels are directly connected to the CPU, while hierarchical access involves a sequential connection.

  2. 2:00 – 3:12 02:00-03:12

    The lecture focuses on 'Hierarchical Access Memory Organization'. A diagram shows the CPU connected to Level-1, which is connected to Level-2, and Level-3. The instructor explains that whenever the CPU requires a word, it first searches Level-1. If not found, it searches Level-2, and so on. A table defines parameters: T1 (Access time of level L1), S1 (Size), C1 (Cost per byte), and H1 (Hit rate). The slide presents the text 'Average time required to access memory per operation =' followed by the formula: H1 * T1 + (1 - H1) * H2 * (T1 + T2) + (1 - H1)(1 - H2) * H3 * (T1 + T2 + T3). The instructor explains that the first term is the time for a hit at level 1. The second term accounts for a miss at level 1 (probability 1-H1) and a hit at level 2, adding the access times of both levels (T1 + T2). The third term accounts for misses at levels 1 and 2, and a hit at level 3, summing all access times. He emphasizes that the data item will definitely be present in the last level, so the hit rate for the last level is always 1.

The video systematically builds understanding of memory hierarchy. It starts by defining the two main access types, then zooms in on the hierarchical model. The instructor uses diagrams to show physical connections and search flow. The lesson culminates in a mathematical derivation of EMAT, breaking down the probability-weighted average time based on hit rates and cumulative access times, providing a complete picture of hierarchical memory performance.

Loading lesson…