SRAM DRAM

Duration: 7 min

This video lesson is available to enrolled students.

Return to /learn/CDAC-C-CAT-COMPLETE-PREPARATION/section-c-computer-architecture/basics-of-coa/basics-of-memory/asset-sram-dram after enrolling

Inside: a video lesson and guided study material.

Module outline

  1. Section A | English: Vocabulary, Comprehension / Reading Comprehension / Unseen Passages (Critical Reasoning) (Paragraph Questions), Preposition, Sentence Correction (Error Correction), Sentence Completion (Fill in the blanks), Articles, Sentence Re-arrangements (Para Jumbles) (Narrative Sequencing), Verbal Analogy (Word Based Analogy)
  2. Section A | Quant Aptitude: Ratio and Proportion (Ratios), Mixture and Alligation, Permutation and Combination, Number System, HCF LCM, Sequence and Series (Series), Speed Time and Distance, Arithmetic, Algebra, Powers and Exponents (Surds and Indices), Average, Age Problems, Percentage, Profit and Loss, Partnership, Time and Work, Simple Interest and Compound Interest, Mensuration and Geometry, Probability, Pipe and Cistern
  3. Section A | Reasoning: Series (Number and Letter Series) (Numerical Relations and Reasoning), Coding Decoding, Data Sufficiency, Calendar, Clock, Blood Relations, Directions (Direction Test), Seating Arrangements, Ranking, Order and Sequence, Puzzle Solving (Puzzles)
  4. Section B | C Programming: C Programming by Yash Sir, Coding Questions by Yash Sir
  5. Section B | Data Structures: Algorithm Analysis, Greedy Algorithms, Time Complexity Analysis, Sorting Algorithms, Introduction to DS, Array, Stack, Queue, Linked List, Tree, Graphs
  6. Section B | OOP (C++): Object Oriented Programming (OOPS), Programming in C++
  7. Section B | OS: Introduction to OS, Process Management, CPU Scheduling, Process Synchronization, Threads & Process Creation, Deadlock, Memory Management, Virtual Memory, Disc Scheduling, File Management, Windows OS
  8. Section B | Networking: Introduction to CN, Data Communication, DLL: Access Control, DLL: Flow Control, DLL: Error Control, DLL: Framing, Data Link Layer - Ethernet, Net Layer: IPv4 & Proto, Net Layer: IP Addressing, Net Layer:Routing Protocol, Transport Layer Services, TL: Congestion & UDP, Application Layer, Hardware basics
  9. Section B | AI & Big Data Basics: AI & ML by Arun Sir, Big Data Systems
  10. Section C | Digital Electronics: Digital Systems & Boolean Basics, Logic Gates & Hardware, Boolean Expression, Boolean Minimization, Combinational Circuit, Sequential Circuits, Number System, Number Representation, Analog-Digital Conversion
  11. Section A, C | Comp. Fundamentals, COA: Basics of COA, Floating Point Rep, Cache Memory Organization, Input Output Organisation, Pipelining, Instr Formats & Modes, Control Unit Design, Register Transfer and Microoperations, Multiprocessors, Programming the Basic Computer
  12. MOCK TEST:
AI summary & chapters

AI Summary

An AI-generated summary of this video lecture.

This lecture introduces computer memory hierarchy, focusing on primary volatile RAM and secondary non-volatile storage. It begins with a classification tree dividing memory into primary (RAM, ROM) and secondary categories, then defines RAM as the primary volatile memory that stores data currently in use. The instructor contrasts direct/random access with sequential access using hand-drawn diagrams and explains RAM's volatile nature, where data is lost when power is removed. The lesson then details SRAM as a 6-transistor flip-flop cell requiring no refreshing, making it fast but expensive and suited for CPU cache in processors like Intel Core i9 or AMD Ryzen. DRAM is presented as a 1-transistor, 1-capacitor cell that requires constant refreshing due to charge leakage but offers higher density for main system memory. A comparison table contrasts SRAM and DRAM across speed, density, cost, and structure. Finally, secondary memory is defined as non-volatile storage with examples including HDD, SD Card, PenDrive, and SSD. The memory hierarchy pyramid illustrates trade-offs between capacity, cost per unit storage, and access time across registers, cache, main memory, and disks.

Chapters

  1. 0:00 – 2:00 00:00-02:00

    The lecture opens with a memory classification tree showing primary and secondary branches, then presents an SRAM slide detailing its 6-transistor structure. A memory hierarchy pyramid illustrates trade-offs between capacity, cost, and access time across CPU, cache, main memory, and secondary storage. The instructor annotates the pyramid with red 'RAM' labels across register and main memory sections, then transitions to a slide defining RAM as the primary volatile memory that stores data currently in use. A hand-drawn diagram shows a row of memory cells indexed 0 to 4 with an 'X' value, illustrating direct access. On-screen text includes 'What is RAM (Random Access Memory)' and bullet points on Direct Access, Volatile Nature, Role in Processing, and Technology.

  2. 2:00 – 5:00 02:00-05:00

    The instructor defines RAM's volatile nature, noting it loses all stored information immediately when power is turned off. A red hand-drawn diagram contrasts sequential memory access with RAM's random/direct access capability. The memory hierarchy pyramid is annotated with red arrows showing the inverse relationship between capacity and access time, with labels for 'Capacity (More) / Per unit storage cost (Less) / Access Time (Less).' The lesson focuses on SRAM, whose slide states each memory cell uses a circuit of 6 Transistors (flip-flop) to store a single bit, requires No Refreshing as long as power is available, and serves as CPU Cache Memory in processors like Intel Core i9 or AMD Ryzen. The transition to DRAM describes its 1 Transistor and 1 Capacitor cell structure, with red circles highlighting the structural diagrams and underlines emphasizing 'refreshed' due to charge leakage requiring thousands of refreshes per second for Main System Memory.

  3. 5:00 – 6:32 05:00-06:32

    The lecture presents a comparison table titled 'COMPARISON BETWEEN SRAM AND DRAM,' with red arrows pointing to specific rows contrasting features like speed, density, cost, and structure. The DRAM slide reiterates the 1 Transistor and 1 Capacitor design and Refreshing Required characteristic. The lesson then transitions to 'What is Secondary Memory,' defining it as Non-Volatile memory with on-screen examples listing HDD, SD Card, PenDrive, and SSD. This concludes the primary memory discussion by distinguishing volatile RAM types from persistent secondary storage options.

The lecture follows a clear pedagogical progression: establishing the memory hierarchy framework, defining RAM's core properties (volatility and direct access), then differentiating its two main types. SRAM is characterized by a 6-transistor flip-flop cell, no refresh requirement, high speed, and use in CPU cache. DRAM is characterized by a 1-transistor-1-capacitor cell, mandatory refreshing due to capacitor charge leakage, higher density, and use as main system memory. The comparison table consolidates these distinctions across speed, density, cost, and structure. Secondary memory is introduced as non-volatile storage (HDD, SD Card, PenDrive, SSD), completing the primary-to-secondary memory classification. Key teaching tools include hand-drawn red annotations contrasting random versus sequential access, the hierarchy pyramid showing capacity-cost-access time trade-offs, and structural circuit diagrams for SRAM and DRAM cells. Real-world processor examples (Intel Core i9, AMD Ryzen) ground SRAM's cache application in practical context.

Loading lesson…