Direct Memory Access (DMA)

Duration: 6 min

This video lesson is available to enrolled students.

Return to /learn/BPSC/computer-system-architecture/input-output-organisation/direct-memory-access-dma/asset-direct-memory-access-dma after enrolling

Inside: a video lesson and guided study material.

Module outline

  1. About the Course: About the Course
  2. Section 1 | Language (Hindi): भाषा, लिपि, ध्वनि, वर्ण, अक्षर, स्वर, व्यंजन, मात्रा और संयुक्ताक्षर, वर्तनी, वर्ण-विन्यास, अनुस्वार, अनुनासिक, चंद्रबिंदु और ‘र’ के रूप, शब्द, पद और शब्द-भेद, संज्ञा और सर्वनाम, विशेषण और क्रिया, लिंग, वचन, पुरुष और कारक, काल, वाच्य, वाक्य और वाक्य-भेद, संधि, समास, विलोम शब्द, पर्यायवाची शब्द, सामान्य अशुद्धियाँ, अनेक शब्दों के लिए एक शब्द, मुहावरे और लोकोक्तियाँ, अपठित गद्यांश और अपठित पद्यांश, Multi-Topic Content (Cross-Concept Material), वर्णमाला
  3. Section 1 | Language (उर्दू भाषा — 22 प्रश्न (निश्चित)): Spelling & Diacritics, Grammar (اسم, فعل, صفت, ضمیر), Vocabulary, Idioms & Proverbs, Comprehension
  4. Section 1 | Language (বাংলা / बांग्ला भाषा — 22 प्रश्न (निश्चित)): Bangla Script and Sounds, Bangla Grammar and Usage, Bangla Word Formation and Vocabulary, Reading and Text Interpretation
  5. Section 1 | Language (English): Vocabulary, Noun, Subject Verb Agreement (Verb Noun Agreement), Adjectives, Tenses, Pronoun, Verb, Adverb, Preposition, Articles, Determiner, Conjunction, Modals, Active Passive Voice (Voice), Direct and Indirect Speech, Sentence Correction (Error Correction), Sentence Completion (Fill in the blanks), Sentence Construction, Sentence Re-arrangements (Para Jumbles) (Narrative Sequencing), Comprehension / Reading Comprehension / Unseen Passages (Critical Reasoning) (Paragraph Questions), Cloze Test (Cloze Passage), Verbal Analogy (Word Based Analogy), Facts, Inference and Judgements
  6. Section 2 | Primary Maths & Reasoning: Ratio and Proportion (Ratios), Divisibility Rules, Mixture and Alligation, Permutation and Combination, Number System, HCF LCM, Sequence and Series (Series), Speed Time and Distance, Series (Number and Letter Series) (Numerical Relations and Reasoning), Coding Decoding, Non Verbal Reasoning (Spatial Aptitude) (Spatial Reasoning) (Visual Reasoning), Percentage, Average, Profit and Loss, Simple Interest and Compound Interest, Time and Work, Mensuration and Geometry, Age Problems, Arithmetic, Powers and Exponents (Surds and Indices), Algebra, Probability, Trigonometry, Syllogisms, Seating Arrangements, Blood Relations, Directions (Direction Test), Analytical Reasoning (Counting Figures Reasoning), Puzzle Solving (Puzzles), Calendar, Clock, Cubes & Dices, Venn Diagram, Data Arrangement, Inequality, Analogy, Ranking, Order and Sequence
  7. Section 2 | General Awareness (GK + Current Affairs): Polity, Physics, Biology, State Wise GK, Chemistry, History, Geography, Indian Economy, Environment, GK- Current Affairs, Static General Knowledge
  8. Section 3 | Computer System and Org. (CSO): Basics of COA, Floating Point Rep, Cache Memory Organization, Instr Formats & Modes, Programming the Basic Computer, Input Output Organisation, Register Transfer and Microoperations, Control Unit Design
  9. Section 3 | Database Management System: Basics of DBMS, ER Diagram, Relational Model & Functional Dependencies, Keys & Integrity Constraints, Normalization (1NF - BCNF), Decomposition Properties & 4NF, SQL, File Organization & Indexing, Relational Algebra, Relational Calculus, Transaction Management, Concurrency Control
  10. Section 3 | Operating System: Introduction to OS, Process Management, CPU Scheduling, Threads & Process Creation, Memory Management, Virtual Memory, Disc Scheduling, File Management, Process Synchronization
  11. Section 3 | Computer Networks: Introduction to CN, Data Communication, DLL: Access Control, DLL: Flow Control, DLL: Error Control, Data Link Layer - Ethernet, Net Layer: IPv4 & Proto, Net Layer: IP Addressing, Transport Layer Services, TL: Congestion & UDP, Application Layer, Hardware basics
  12. Section 3 | Data Structures: Introduction to DS, Array, Stack, Queue, Linked List, Tree, Graphs, Hashing, Algorithm Analysis, Time Complexity Analysis, Sorting Algorithms, Greedy Algorithms, Minimum Spanning Trees, Shortest Path Algos
  13. Section 3 | Theory Of Computation & Compiler Design: Introduction to TOC, Deterministic FA (DFA), Non-Deterministic FA, Regular Expressions, Grammar, Regular Language Properties, Moore & Mealy Machines, Pushdown Automata & CFG, Turing Machines, Intro to Compilers, Lexical Analysis, Grammar & CFG, Syntax Analysis: Top-Down, Syntax Analysis: Bottom-Up, Semantic Analysis & SDT, Intermediate Code Gen, Code Optimization
  14. Section 3 | Emerging Trends (AI, Societal Ethics & MS Office): Artificial Intelligence, Emerging Tech Trends, Society, Law & Ethics, MS Office Applications
  15. Section 3 | Software Engineering: Fundamentals of Software Engineering, Software Requirements and Quality Assurance, Software Design, Estimation and Metrics, Software Maintenance and Configuration Management, Software Testing
  16. Section 3 | C Programming: C Fundamentals, Control Flow, Functions, Arrays & Pointers, Storage Classes, Structures & Enums, DMA, Macros, Scoping & File Handling
  17. Section 3 | OOPS, C++, JAVA, HTML: OOPS with C++, Java, HTML Basics, CSS
  18. Section 3 | Java: Java Fundamentals, Array, String, IO & References
  19. Section 3 | Python: Introduction to Python, Tokens, Variables, Data Types, I/O, Operators & Expressions, Control Flow & Looping, Collections & Strings, Functions & Modules, File Handling & Data Analysis
  20. Section 3 | Digital Electronics: Digital Systems & Boolean Basics, Logic Gates & Hardware, Boolean Expression, Boolean Minimization, Combinational Circuit, Sequential Circuits, Number System, Number Representation
  21. Section 3 | Multimedia: Multimedia
  22. BPSC Previous Year Papers:
  23. BPSC Full Mock Tests:
AI summary & chapters

AI Summary

An AI-generated summary of this video lecture.

The video provides a comprehensive lecture on Direct Memory Access (DMA) architecture and transfer modes. It begins by dissecting the block diagram of a DMA system, highlighting the interactions between the Processor, RAM, DMAC, and Peripherals. The instructor then explains the bus control mechanism, specifically the handshake signals like Bus Request (BR) and Bus Grant (BG). Finally, the lecture transitions to defining the two primary modes of data transfer: Burst mode and Cycle stealing mode, explaining how the DMA controller manages system resources in each scenario.

Chapters

  1. 0:00 – 2:00 00:00-02:00

    The instructor introduces the DMA architecture using a block diagram. He identifies the main components: Processor, RAM, DMAC, and Peripherals. He points out the "On-Chip Bus" connecting these units. He highlights the "DMA Request" signal coming from Peripherals to the DMAC and the "DMA Acknowledge" signal going back. He explains that the DMAC is responsible for managing data transfers without CPU intervention. He specifically points to the pins on the DMAC block: "DS" (Data Select), "RS" (Read Select), "BR" (Bus Request), "BG" (Bus Grant), and "Interrupt". He also highlights the "Address select" block which helps in selecting the device.

  2. 2:00 – 5:00 02:00-05:00

    The instructor focuses on the bus control signals. He circles "BR" (Bus Request) and "BG" (Bus Grant) on the Processor block, explaining the handshake. He draws red lines to show how the DMAC takes over the "Address bus" and "Data bus" when granted control. He emphasizes the "Address select" block and how the DMAC drives the "RD" (Read) and "WR" (Write) control signals to RAM and Peripherals. He explains that once the transfer is done, the DMAC returns control to the processor via the "Interrupt" signal. He traces the path of the "Read control" and "Write control" lines to the RAM. He also circles the "DMA Request" and "DMA Acknowledge" signals to show the communication between Peripherals and DMAC.

  3. 5:00 – 6:05 05:00-06:05

    The slide changes to text titled "Mode of transfer". The instructor defines "Burst mode" as a transfer where the DMA controller holds the bus until the entire I/O transfer is complete. He then defines "Cycle stealing mode," explaining that the CPU executes instructions in phases like IF (Instruction Fetch), ID (Instruction Decode), OF (Operand Fetch), IX (Instruction Execute), and WB (Write Back). He notes that during phases like ID and IX, the CPU doesn't need the bus, allowing the DMA to "steal" a cycle for data transfer. He underlines "Burst mode" and "Cycle stealing mode" on the slide.

The lecture systematically builds an understanding of DMA. It starts with the hardware architecture, showing how the DMAC interfaces with the CPU and memory. It then details the control signals (BR, BG, Interrupt) that manage bus ownership. Finally, it categorizes the operational modes, contrasting the continuous control of Burst mode with the opportunistic, cycle-by-cycle access of Cycle stealing mode, which minimizes CPU disruption. The visual aids, including the block diagram and the text slide, reinforce the theoretical concepts with practical signal flow and phase definitions. The instructor uses red markings to trace signal paths, making the abstract concept of bus arbitration concrete for the student.

Loading lesson…