Cyclic Redundancy Check Part-2

Duration: 4 min

This video lesson is available to enrolled students.

Return to /learn/BIHAR-POLYTECHNIC-LECTURER-COMPUTER-SCIENCE/paper-1-computer-networks/dll-error-control/checksum-crc/asset-cyclic-redundancy-check-part-2 after enrolling

Inside: a video lesson and guided study material.

Module outline

  1. Discrete Mathematics: Permutation, Combination and Probability / क्रमचय, संचय एवं प्रायिकता, Set Theory, Relations, Functions, Propositional and Predicate Logic, Graph Theory, Group Theory
  2. Digital Logic: Digital Systems & Boolean Basics, Boolean Expression, Boolean Minimization, Logic Gates & Hardware, Combinational Circuit, Sequential Circuits, Number System, Number Representation, Floating Point Rep
  3. Computer Organization and Architecture: Basics of COA, Programming the Basic Computer, Cache Memory Organization, Input Output Organisation, Instr Formats & Modes, Register Transfer and Microoperations, Control Unit Design, Pipelining, Multiprocessors
  4. Programming: Language Design, C Fundamentals, Control Flow, Functions, Arrays & Pointers, Storage Classes, Structures & Enums, DMA, Macros, Scoping & File Handling, OOPS with C++
  5. Data Structures: Introduction to DS, Array, Linked List, Stack, Queue, Tree, Graphs, Hashing
  6. Algorithms: Algorithm Analysis, Time Complexity Analysis, Sorting Algorithms, Greedy Algorithms, Dynamic Programming, Minimum Spanning Trees, Shortest Path Algos, Advanced Algorithms
  7. Theory of Computation: Grammar, Regular Language Properties, Moore & Mealy Machines, Turing Machines
  8. Compiler Design: Intro to Compilers, Lexical Analysis, Grammar & CFG, Syntax Analysis: Top-Down, Syntax Analysis: Bottom-Up, Semantic Analysis & SDT, Intermediate Code Gen, Code Optimization, Run Time Environment, Introduction to TOC, Deterministic FA (DFA), Non-Deterministic FA, Regular Expressions, Pushdown Automata & CFG, Complexity Theory
  9. Operating Systems: Introduction to OS, Process Management, CPU Scheduling, Process Synchronization, Threads & Process Creation, Deadlock, Memory Management, Virtual Memory, Disc Scheduling, File Management, Unix OS, Linux OS, Security
  10. Database Management Systems: Basics of DBMS, ER Diagram, Relational Model & Functional Dependencies, Keys & Integrity Constraints, Normalization (1NF - BCNF), Decomposition Properties & 4NF, File Organization & Indexing, Relational Algebra, SQL, Relational Calculus, Transaction Management, Concurrency Control, ORDBMS, NoSQL
  11. Computer Networks: Introduction to CN, Data Communication, DLL: Access Control, DLL: Flow Control, DLL: Error Control, DLL: Framing, Data Link Layer - Ethernet, Net Layer: IPv4 & Proto, Net Layer: IP Addressing, Net Layer:Routing Protocol, Transport Layer Services, TL: Congestion & UDP, Application Layer, Hardware basics, Network Security
AI summary & chapters

AI Summary

An AI-generated summary of this video lecture.

This lecture segment introduces Cyclic Redundancy Check (CRC) as an error detection method using cyclic codes. The instructor explains the encoding process where a k-bit dataword is augmented with n-k zeros and divided by a generator polynomial using modulo-2 division. The remainder, consisting of n-k bits, is appended to the original dataword to form an n-bit codeword. The decoder receives this codeword and processes it through a checker identical to the generator, producing an n-k bit syndrome. If all syndrome bits are zero, the dataword is accepted; otherwise, it indicates errors and the codeword is discarded.

Chapters

  1. 0:00 – 2:00 00:00-02:00

    The lecture opens with a slide titled "Cyclic Redundancy Check" displaying block diagrams for Sender Encoder and Receiver Decoder. The instructor uses a pen to point at the dataword section showing input bits d3 d2 d1 d0 being processed by a generator to produce remainder bits r2 r1 r0. Bullet points explain augmenting the dataword with zeros and performing modulo-2 division to create a codeword. The text on screen identifies key components: Generator, Checker, and Decision logic. The presenter highlights that the quotient is discarded while only the remainder forms part of the final transmission, establishing the fundamental encoding mechanism.

  2. 2:00 – 3:49 02:00-03:49

    The instructor focuses on the decoding process and syndrome calculation. He circles the divisor size formula "n - k + 1" on screen and writes notes like "n-k=3" to illustrate the remainder length. The slide explains that the decoder receives a possibly corrupted codeword, feeding all n bits to a checker which is a replica of the generator. The remainder produced becomes an n-k bit syndrome fed to decision logic analyzer. If syndrome bits are all 0s, the leftmost k bits of codeword are accepted as error-free dataword; otherwise, it is discarded. This completes the CRC cycle from encoding through error detection.

The video demonstrates a complete CRC workflow starting with dataword augmentation and modulo-2 division encoding, followed by syndrome-based error detection at the receiver. Key technical elements include the generator polynomial for division, the n-k bit remainder appended to form codewords, and the checker circuit producing syndromes for validation. The instructor emphasizes that quotient is discarded during encoding while remainder becomes parity bits, and at decoding, zero syndromes indicate successful transmission. The visual progression moves from sender-side bit processing to receiver-side syndrome analysis, showing how cyclic codes enable reliable data transmission through systematic error checking mechanisms.

Loading lesson…