Half Subtractor

Duration: 11 min

This video lesson is available to enrolled students.

Return to /learn/BIHAR-POLYTECHNIC-LECTURER-COMPUTER-SCIENCE/digital-logic/combinational-circuit/adders-subtractors/asset-half-subtractor after enrolling

Inside: a video lesson and guided study material.

Module outline

  1. Discrete Mathematics: Permutation, Combination and Probability / क्रमचय, संचय एवं प्रायिकता, Set Theory, Relations, Functions, Propositional and Predicate Logic, Graph Theory, Group Theory
  2. Digital Logic: Digital Systems & Boolean Basics, Boolean Expression, Boolean Minimization, Logic Gates & Hardware, Combinational Circuit, Sequential Circuits, Number System, Number Representation, Floating Point Rep
  3. Computer Organization and Architecture: Basics of COA, Programming the Basic Computer, Cache Memory Organization, Input Output Organisation, Instr Formats & Modes, Register Transfer and Microoperations, Control Unit Design, Pipelining, Multiprocessors
  4. Programming: Language Design, C Fundamentals, Control Flow, Functions, Arrays & Pointers, Storage Classes, Structures & Enums, DMA, Macros, Scoping & File Handling, OOPS with C++
  5. Data Structures: Introduction to DS, Array, Linked List, Stack, Queue, Tree, Graphs, Hashing
  6. Algorithms: Algorithm Analysis, Time Complexity Analysis, Sorting Algorithms, Greedy Algorithms, Dynamic Programming, Minimum Spanning Trees, Shortest Path Algos, Advanced Algorithms
  7. Theory of Computation: Grammar, Regular Language Properties, Moore & Mealy Machines, Turing Machines
  8. Compiler Design: Intro to Compilers, Lexical Analysis, Grammar & CFG, Syntax Analysis: Top-Down, Syntax Analysis: Bottom-Up, Semantic Analysis & SDT, Intermediate Code Gen, Code Optimization, Run Time Environment, Introduction to TOC, Deterministic FA (DFA), Non-Deterministic FA, Regular Expressions, Pushdown Automata & CFG, Complexity Theory
  9. Operating Systems: Introduction to OS, Process Management, CPU Scheduling, Process Synchronization, Threads & Process Creation, Deadlock, Memory Management, Virtual Memory, Disc Scheduling, File Management, Unix OS, Linux OS, Security
  10. Database Management Systems: Basics of DBMS, ER Diagram, Relational Model & Functional Dependencies, Keys & Integrity Constraints, Normalization (1NF - BCNF), Decomposition Properties & 4NF, File Organization & Indexing, Relational Algebra, SQL, Relational Calculus, Transaction Management, Concurrency Control, ORDBMS, NoSQL
  11. Computer Networks: Introduction to CN, Data Communication, DLL: Access Control, DLL: Flow Control, DLL: Error Control, DLL: Framing, Data Link Layer - Ethernet, Net Layer: IPv4 & Proto, Net Layer: IP Addressing, Net Layer:Routing Protocol, Transport Layer Services, TL: Congestion & UDP, Application Layer, Hardware basics, Network Security
AI summary & chapters

AI Summary

An AI-generated summary of this video lecture.

This lecture introduces the Half Subtractor, a fundamental combinational logic circuit used for binary subtraction. The instructor begins by defining the concept as the simplest form of subtracting two single-bit binary numbers, identifying four elementary operations. A key distinction is made regarding the case where a borrow is required (when Minuend=0 and Subtrahend=1). The lesson progresses to defining the circuit's inputs (A: Minuend, B: Subtrahend) and outputs (D: Difference, B: Borrow). The instructor then develops a truth table for all input combinations and derives the corresponding Boolean expressions using minterms. The Difference output is simplified to an XOR function (D = A ⊕ B), while the Borrow output is expressed as D = A'B. Finally, the instructor begins mapping these expressions to a logic circuit diagram using an XOR gate and an AND gate.

Chapters

  1. 0:00 – 2:00 00:00-02:00

    The instructor introduces the Half Subtractor as a combinational logic circuit for subtracting two single-bit binary numbers. On-screen text lists the four elementary operations, specifically highlighting that a borrow is required when the minuend bit is 0 and the subtrahend bit is 1. The instructor writes binary subtraction equations on the whiteboard, including '0 - 0 = 0', '1 - 0 = 1', and '1 - 1 = 0'. The slide explicitly defines the inputs as A (Minuend) and B (Subtrahend), with outputs for Difference (D) and Borrow (B).

  2. 2:00 – 5:00 02:00-05:00

    The instructor transitions to a visual representation of the circuit by drawing green boxes on the whiteboard. A block diagram is created and labeled 'Half Subtractor (A-B)', with input arrows marked A and B leading to the box. The instructor then draws a truth table on the board, establishing headers for 'Inputs' (A, B) and 'Outputs' (D, B). This section focuses on the structural definition of the circuit before moving into logical derivation.

  3. 5:00 – 10:00 05:00-10:00

    The instructor completes the truth table by filling in the 0/1 rows for all input combinations. Using minterm notation, he derives the Boolean expressions: D(A,B) = Σm(1,3) and B(A,B) = Σm(1). The Difference expression is simplified to A'B + AB', which the instructor identifies as the XOR operation (D = A ⊕ B). The Borrow expression is simplified to A'B. The instructor then begins drawing the logic circuit diagram, starting with an XOR gate for the Difference output.

  4. 10:00 – 10:47 10:00-10:47

    The instructor reviews the completed logic design, pointing to the handwritten equations on the board. The final expressions are clearly visible: 'D = A ⊕ B' and 'B = ĀB'. The instructor gestures toward the truth table and the circuit components, reinforcing the relationship between the binary subtraction operations and their corresponding logic gate implementations.

The lecture follows a standard digital design progression: from arithmetic definition to logical implementation. The core takeaway is that the Half Subtractor requires two distinct logic functions: an XOR gate for the Difference and an AND gate (with one inverted input) for the Borrow. The instructor emphasizes that while most binary subtractions are straightforward, the 0-1 case necessitates a borrow from a higher-order bit. This circuit serves as the building block for more complex subtractors like the Full Subtractor.

Loading lesson…